

Description

The ICS332-15 is a low cost frequency generator that is factory programmable. Using analog/digital Phase-Locked Loop (PLL) techniques, the device accepts a 14.318 MHz crystal or clock input to produce two output clocks. These clocks can be either 50 MHz, 60 MHz, or 66.6 MHz depending on selection.

The device also has a power down feature that tri-states the clock outputs and turns off the PLLs when the PDTS pin is taken low.

Features

- 8-pin SOIC package Pb-free, RoHS compliant
- Zero ppm synthesis error
- Input clock or crystal frequency of 14.318 MHz
- Two output clocks
- Duty cycle of 45/55
- 3.3 V operating voltage
- Advanced, low power CMOS process

Block Diagram



1



Pin Assignment



8 pin (150 mil) SOIC

Pin Descriptions

Output Clock Selection Table

SEL	CLK1 (MHz)	CLK2 (MHz)
0	60	50
1	50	66.6

Pin	Pin	Pin	Pin Description		
1	X1/CLK	XI	Connect this pin to a 14.318 MHz clock or crystal input.		
2	VDD	Power	Connect to +3.3 V.		
3	GND	Power	Connect to ground.		
4	CLK1	Output	CMOS level clock output. Weak internal pull-down when tri-state.		
5	CLK2	Output	CMOS level clock output. Weak internal pull-down when tri-state.		
6	SEL	Input	Select pin for frequency selection on CLK1 and CLK2. Internal pull-up.		
7	PDTS	Input	Powers down entire chip. Tri-states CLK outputs when low. Internal pull-up.		
8	X2	XO	Connect this pin to a 14.318 MHz crystal. Float for clock input.		

External Components

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

Decoupling Capacitor

As with any high performance mixed-signal IC, the ICS332-15 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of $0.01\mu F$ must be connected between VDD and the PCB ground plane.

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal $(C_L -6 \text{ pF})^*2$. In this equation, C_L = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF [(16-6) x 2 = 20].



PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1) The 0.01μ F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.

2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces

should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.

3) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output.

4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the ICS332-15. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS332-15. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature	0 to +70° C
Storage Temperature	-65 to +150° C
Junction Temperature	125°C
Soldering Temperature	260° C

Recommended Operation Conditions

Parameter	Min.	Тур.	Max.	Units
Ambient Operating Temperature	0	-	+70	°C
Power Supply Voltage (measured in respect to GND)	+3.15	+3.3	+3.45	V



DC Electrical Characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Operating Voltage	VDD		3.15	3.3	3.45	V
Supply Current	IDD	No load, PDTS=1		30		mA
	IDD _{PD}	No load, PDTS=0		20		μA
Input High Voltage, PDTS	V _{IH}	_	VDD-0.5	_	-	V
Input Low Voltage, PDTS	V _{IL}	_	-	_	0.4	V
Input High Voltage, SEL	V _{IH}		2	-	-	V
Input Low Voltage, SEL	V _{IL}		-	-	0.4	V
Input High Voltage, ICLK	V _{IH}	_	VDD/2+1	_	-	V
Input Low Voltage, ICLK	V _{IL}	_	-	-	VDD/2-1	V
Output High Voltage (CMOS High)	V _{OH}	I _{OH} = -8 mA	VDD-0.4			V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 12 mA	-	-	0.4	V
Short Circuit Current	I _{OS}			±70		mA

Unless stated otherwise, VDD = 3.3 V \pm 5%, Ambient Temperature 0 to $+70^{\circ}$ C

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature 0 to +70° C

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Units
Output Rise Time	t _{OR}	0.8 to 2.0 V		0.7		ns
Output Fall Time	t _{OF}	2.0 to 0.8 V		0.6		ns
Duty Cycle			40		60	%
Cycle Jitter (short term jitter)	t _{ja}	Peak to peak, SEL=0		±150		ps
Cycle Jitter (short term jitter)	t _{ja}	Peak to peak, SEL=1		±125		ps
Input Frequency, clock input				14.318		MHz
Output Frequency Synthesis Error				-1		ppm
Output Enable Time, PDTS high to output on				100		μs
Output Disable Time, PDTS low to tri-state				2		μs

4





Marking Diagram



Notes:

- 1. ###### is the lot number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. "LF" denotes Pb (lead) free package.
- 4. Bottom marking: (origin)
 - Origin = country of origin if not USA.



Package Outline and Package Dimensions (8-pin SOIC, 150 Mil. Body)



Package dimensions are kept current with JEDEC Publication No. 95

Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
332M-15LF	500 paga 5	Tubes	8-pin SOIC	0 to +70° C
332M-15LFT	see page 5	Tape and Reel	8-pin SOIC	0 to +70° C

"LF" denotes Pb (lead) free package.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology(IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

6