National Semiconductor is now part of

Texas Instruments.

Search <u>http://www.ti.com/</u> for the latest technical

information and details on our current products and services.

January 2006



LM101AJAN Operational Amplifiers General Description

The LM101A is a general purpose operational amplifier which features improved performance over industry standards such as the LM709. Advanced processing techniques make possible an order of magnitude reduction in input currents, and a redesign of the biasing circuitry reduces the temperature drift of input current. Improved specifications include:

- Offset voltage 3 mV maximum over temperature
- Input current 100 nA maximum over temperature
- Offset current 20 nA maximum over temperature
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10V/µs as a summing amplifier
- This amplifier offers many features which make its application nearly foolproof: overload protection on the input and output, no latch-up when the common mode range is exceeded, and freedom from oscillations and compensation with a single 30 pF capacitor. It has advantages over internally compensated amplifiers in that the frequency compensation can be tailored to the particular applica-


tion. For example, in low frequency circuits it can be overcompensated for increased stability margin. Or the compensation can be optimized to give more than a factor of ten improvement in high frequency performance for most applications.


In addition, the device provides better accuracy and lower noise in high impedance circuitry. The low input currents also make it particularly well suited for long interval integrators or timers, sample and hold circuits and low frequency waveform generators. Further, replacing circuits where matched transistor pairs buffer the inputs of conventional IC op amps, it can give lower offset voltage and a drift at a lower cost.

Features

- Offset voltage 3 mV maximum over temperature
- Input current 100 nA maximum over temperature
- Offset current 20 nA maximum over temperature
- Guaranteed drift characteristics
- Offsets guaranteed over entire common mode and supply voltage ranges
- Slew rate of 10 V/µS as a summing amplifier

•			
NS Part Number	SMD Part Number	NS Package Number	Package Description
JL101ABGA	JM38510/10103BGA	H08C	8LD Metal Can
JL101ABPA	JM38510/10103BPA	J08A	8LD CERDIP
JL101ABHA	JM38510/10103BHA	W10A	10LD CERPACK
JL101ABCA	JM38510/10103BCA	J14A	14LD CERDIP
JL101ASGA	JM38510/10103SGA	H08C	8LD Metal Can
JL101ASPA	JM38510/10103SPA	J08A	8LD CERDIP





Absolute Maximum Ratings (Note 2)

Supply Voltage	±22V
Differential Input Voltage	±30V
Input Voltage (Note 3)	±15V
Output Short Circuit Duration	Continuous
Operating Ambient Temp. Range	$-55^{\circ}C \le T_A \le +125^{\circ}C$
T _J Max	150°C
Power Dissipation at T _A = 25°C (Note 4)	
H-Package	
(Still Air)	750 mW
(500 LF / Min Air Flow)	1,200 mW
J8-Package	
(Still Air)	1,000 mW
(500 LF / Min Air Flow)	1,500 mW
J14-Package	
(Still Air)	1,200mW
(500 LF / Min Air Flow)	2,000mW
W-Package	
(Still Air)	500mW
(500 LF / Min Air Flow)	800mW
Thermal Resistance	
ALB	
H-Package	
(Still Air)	165°C/W
(500 LF / Min Air Flow)	89°C/W
J8-Package	
(Still Air)	128°C/W
(500 LF / Min Air Flow)	75°C/W
J14-Package	
(Still Air)	98°C/W
(500 LF / Min Air Flow)	59°C/W
W-Package	
(Still Air)	233°C/W
(500 LF / Min Air Flow)	155°C/W
θ _{JC} (Typical)	
H-Package	39°C/W
J8-Package	26°C/W
J14-Package	24°C/W
W-Package	26°C/W
Storage Temperature Range	$-65^{\circ}C \le T_{A} \le +150^{\circ}C$
Lead Temperature (Soldering, 10 sec.)	300°C

Quality Conformance Inspection

Mil-Std-88

Subgroup	Description	Temp (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125

Switching tests at

LM101A **JAN Electrical Characteristics**

DC Parameters

11

The following conditions apply to all parameters, unless otherwise specified

 $V_{CC}=\pm 20V, V_{CM}=0V, R_S=50\Omega$

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-
							groups
V _{IO}	Input Offset Voltage	$+V_{CC} = 35V, -V_{CC} = -5V,$		-2.0	+2.0	mV	1
		V _{CM} = -15V		-3.0	+3.0	mV	2, 3
		$+V_{\rm CC} = 5V, -V_{\rm CC} = -35V,$		-2.0	+2.0	mV	1
		V _{CM} = +15V		-3.0	+3.0	mV	2, 3
		$V_{CM} = 0V$		-2.0	+2.0	mV	1
				-3.0	+3.0	mV	2, 3
		$+V_{\rm CC} = 5V, -V_{\rm CC} = -5V,$		-2.0	+2.0	mV	1
		$V_{CM} = 0V$		-3.0	+3.0	mV	2, 3
I _{IO}	Input Offset Current	$+V_{CC} = 35V, -V_{CC} = -5V,$		-10	+10	nA	1, 2
		V_{CM} = -15V, R_{S} = 100K Ω		-20	+20	nA	3
		$+V_{\rm CC} = 5V, -V_{\rm CC} = -35V,$		-10	+10	nA	1, 2
		V_{CM} = +15V, R_{S} = 100K Ω		-20	+20	nA	3
		$V_{CM} = 0V, R_S = 100K\Omega$		-10	+10	nA	1, 2
				-20	+20	nA	3
		$+V_{\rm CC} = 5V, -V_{\rm CC} = -5V,$		-10	+10	nA	1, 2
		$V_{CM} = 0V, R_{S} = 100K\Omega$		-20	+20	nA	3
±l _{IB}	Input Bias Current	$+V_{CC} = 35V, -V_{CC} = -5V,$		-0.1	75	nA	1, 2
		V_{CM} = -15V, R_{S} = 100K Ω		-0.1	100	nA	3
		$+V_{CC} = 5V, -V_{CC} = -35V,$		-0.1	75	nA	1, 2
		V_{CM} = +15V, R_{S} = 100K Ω		-0.1	100	nA	3
		$V_{CM} = 0V, R_S = 100K\Omega$		-0.1	75	nA	1, 2
				-0.1	100	nA	3
		$+V_{\rm CC} = 5V, -V_{\rm CC} = -5V,$		-0.1	75	nA	1, 2
		$V_{CM} = 0V, R_S = 100K\Omega$		-0.1	100	nA	3
+PSRR	Power Supply Rejection Ratio	$+V_{CC} = 10V, -V_{CC} = -20V$		-50	+50	μV/V	1
				-100	+100	μV/V	2, 3
-PSRR	Power Supply Rejection Ratio	+V _{CC} = 20V, -V _{CC} = -10V		-50	+50	μV/V	1
				-100	+100	μV/V	2, 3

LM101AJAN

-55

LM101A JAN Electrical Characteristics (Continued)

DC Parameters (Continued)

The following conditions apply to all parameters, unless otherwise specified

 $V_{CC} = \pm 20V$, $V_{CM} = 0V$, $R_S = 50\Omega$

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub- groups
CMRR	Common Mode Rejection Ratio	$V_{CC} = \pm 35V$ to $\pm 5V$, $V_{CM} = \pm 15V$		80		dB	1, 2, 3
+V _{IO} Adj	Adjustment for Input Offset Voltage			4.0		mV	1, 2, 3
-V _{IO} Adj	Adjustment for Input Offset Voltage				-4.0	mV	1, 2, 3
+I _{OS}	Output Short Circuit Current	$+V_{CC} = 15V, -V_{CC} = -15V,$ t ≤ 25mS, V _{CM} = -15V		-60		mA	1, 2, 3
-I _{OS}	Output Short Circuit Current	$+V_{CC} = 15V, -V_{CC} = -15V,$ t ≤ 25mS, V _{CM} = +15V			+60	mA	1, 2, 3
I _{cc}	Power Supply Current	$+V_{CC} = 15V, -V_{CC} = -15V$			3.0	mA	1
					2.32	mA	2
					3.5	mA	3
ΔV_{IO} / ΔT	Temperature Coefficient of	-55°C ≤ T _A ≤ +25°C	(Note 6)	-18	+18	µV/°C	2
	Input Offset Voltage	$+25^{\circ}C \le T_A \le +125^{\circ}C$	(Note 6)	-15	+15	μV/°C	3
Δ I _{IO} / ΔΤ Temper	Temperature Coefficient of	-55°C ≤ T _A ≤ +25°C	(Note 6)	-200	+200	pA/°C	2
	Input Offset Current	$+25^{\circ}C \le T_A \le +125^{\circ}C$	(Note 6)	-100	+100	pA/°C	3
-A _{VS}	Large Signal (Open Loop) Voltage Gain	R _L = 2KΩ, V _O = -15V	(Note 7)	50		V/mV	4
			(Note 7)	25		V/mV	5, 6
		R _L = 10KΩ, V _O = -15V	(Note 7)	50		V/mV	4
			(Note 7)	25		V/mV	5, 6
+A _{VS}	Large Signal (Open Loop)	$R_{L} = 2K\Omega, V_{O} = +15V$	(Note 7)	50		V/mV	4
	Voltage Gain		(Note 7)	25		V/mV	5, 6
		$R_{L} = 10K\Omega, V_{O} = +15V$	(Note 7)	50		V/mV	4
			(Note 7)	25		V/mV	5, 6
A _{VS}	Large Signal (Open Loop) Voltage Gain	$V_{CC} = \pm 5V, R_L = 2K\Omega,$ $V_O = \pm 2V$	(Note 7)	10		V/mV	4, 5, 6
		$V_{CC} = \pm 5V, R_L = 10K\Omega,$ $V_O = \pm 2V$	(Note 7)	10		V/mV	4, 5, 6
+V _{OP}	Output Voltage Swing	$R_L = 10K\Omega$, $V_{CM} = -20V$		+16		V	4, 5, 6
		$R_L = 2K\Omega, V_{CM} = -20V$		+15		V	4, 5, 6
-V _{OP}	Output Voltage Swing	R _L = 10KΩ, V _{CM} = 20V			-16	V	4, 5, 6
		$R_L = 2K\Omega, V_{CM} = 20V$			-15	V	4, 5, 6

AC Parameters

The following conditions apply to all parameters, unless otherwise specified

 $V_{CC} = \pm 20V, V_{CM} = 0V, R_S = 50\Omega$

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
+SR	Slew Rate	$A_V = 1, V_I = -5V \text{ to } +5V$		0.3		V/µS	7
-SR	Slew Rate	$A_V = 1, V_I = +5V \text{ to } -5V$		0.3		V/µS	7
TR _{TR}	Rise Time	$A_{V} = 1, V_{I} = 50mV$			800	nS	7
TRos	Overshoot	$A_{V} = 1, V_{I} = 50mV$			25	%	7
NI _{BB}	Noise Broadband	BW = 10Hz to 5KHz, $R_S = 0\Omega$			15	μV _{RMS}	7
NI _{PC}	Noise Popcorn	BW = 10Hz to 5KHz, R _S = 100KΩ			80	μV _{PK}	7

www.national.com

LM101A JAN Electrical Characteristics (Continued)

DC Parameters: Drift Values

The following conditions apply to all parameters, unless otherwise specified

 $V_{CC} = \pm 20V, V_{CM} = 0V, R_S = 50\Omega$

Delta calculations performed on JAN S devices at group B, Subgroup 5 only.

Symbol	Parameter	Conditions	Notes	Min	Max	Units	Sub- groups
V _{IO}	Input Offset Voltage	$V_{CM} = 0V$		-0.5	0.5	mV	1
± I _{IB}	Input Bias Current	$V_{CM} = 0V, R_S = 100K\Omega$		-7.5	7.5	nA	1

Notes

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do no guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: For supply voltages less than $\pm 15V$, the absolute maximum input voltage is equal to the supply voltage.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{Jmax} (maximum junction temperature), θ_{JA} (package junction to ambient thermal resistance), and T_A (ambient temperature). The maximum allowable power dissipation at any temperature is $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$ or the number given in the Absolute Maximum Ratings, whichever is lower.


Note 5: Human body model, 100 pF discharged through 1.5 k Ω .


Note 6: Calculated parameter

Note 7: Datalog reading of K = V/mV.


Note 8: Pin connections shown are for 8-pin packages.









Typical Performance Characteristics LM101A (Continued)






LM101AJAN

Typical Performance Characteristics for Various Compensation Circuits (Note 8)












C_S= 30 pF C2 = 10 C1





















Application Hints (Note 8)



Although the LM101A is designed for trouble free operation, experience has indicated that it is wise to observe certain precautions given below to protect the devices from abnormal operating conditions. It might be pointed out that the advice given here is applicable to practically any IC op amp, although the exact reason why may differ with different devices.


When driving either input from a low-impedance source, a limiting resistor should be placed in series with the input lead to limit the peak instantaneous output current of the source to something less than 100 mA. This is especially important when the inputs go outside a piece of equipment where they could accidentally be connected to high voltage sources. Large capacitors on the input (greater than 0.1 μF) should be treated as a low source impedance and isolated with a resistor. Low impedance sources do not cause a problem unless their output voltage exceeds the supply voltage. However, the supplies go to zero when they are turned off, so the isolation is usually needed.


The output circuitry is protected against damage from shorts to ground. However, when the amplifier output is connected to a test point, it should be isolated by a limiting resistor, as test points frequently get shorted to bad places. Further, when the amplifier drives a load external to the equipment, it is also advisable to use some sort of limiting resistance to preclude mishaps.

Precautions should be taken to insure that the power supplies for the integrated circuit never become reversed—even under transient conditions. With reverse voltages greater than 1V, the IC will conduct excessive current, fusing internal aluminum interconnects. If there is a possibility of this happening, clamp diodes with a high peak current rating should be installed on the supply lines. Reversal of the voltage between V⁺ and V⁻ will always cause a problem, although reversals with respect to ground may also give difficulties in many circuits.


The minimum values given for the frequency compensation capacitor are stable only for source resistances less than 10 k Ω , stray capacitances on the summing junction less than 5 pF and capacitive loads smaller than 100 pF. If any of these conditions are not met, it becomes necessary to overcompensate the amplifier with a larger compensation capacitor. Alternately, lead capacitors can be used in the feedback network to negate the effect of stray capacitance and large feedback resistors or an RC network can be added to isolate capacitive loads.


Although the LM101A is relatively unaffected by supply bypassing, this cannot be ignored altogether. Generally it is necessary to bypass the supplies to ground at least once on every circuit card, and more bypass points may be required if more than five amplifiers are used. When feed-forward compensation is employed, however, it is advisable to bypass the supply leads of each amplifier with low inductance capacitors because of the higher frequencies involved.








Fast Voltage Follower














LM101AJAN Typical Applications (Note 8) (Continued) Low Frequency Square Wave Generator R1 1M LOW IMPEDANCE OUTPUT C1 2 R4 5K CLAMPED OUTPUT 6 LM301A I **R**3 10M D1 3

R2

1M

Q1 2N3684 OUTPUT. R2 150K 2 v_ Q2 LM101A INPUT-C2* **0.1** μ**F** SAMPLE C1 30 pF

Low Drift Sample and Hold


Voltage Comparator for Driving DTL or TTL Integrated Circuits

20129636

6.2V

D2


6.2V




*Polycarbonate-dielectric capacitor

20129638

Released			Originator	Changes
	A	New Release to corporate format	L. Lytle	1 MDS datasheets converted into one Corp. datasheet format. MJLM101A-X Rev 1A0 datasheet will be archived.





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.

National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

ack@nsc.com 959 Deuts Englis

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +44 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560

www.national.com