

T-33-17

1-Ampere Silicon P-N-P Power Transistors

Complementary to the D40D Series


Features:

- High free-air power dissipation
- Low collector saturation voltage (-0.5V typ. @ -1A I_C).
- Excellent linearity
- Fast switching

The D41D-series of silicon p-n-p power transistors are designed for various specific and general purpose applications, such as: output and driver stages of amplifiers operating at frequencies from DC to greater than 1 MHz; series, shunt and switching regulators; and low and high frequency inverters/converters.

These devices are supplied in the JEDEC TO-202AB plastic package.

TERMINAL DESIGNATIONS



92CS-43222

JEDEC TO-202AB

POWER TRANSISTORS

MAXIMUM RATINGS ($T_A = 25^\circ C$) (unless otherwise specified)

RATING	SYMBOL	D41D1, 2	D41D4, 5	D41D7, 8	UNITS
Collector-Emitter Voltage	V_{CEO}	-30	-45	-60	Volts
Collector-Emitter Voltage	V_{CES}	-45	-60	-75	Volts
Emitter Base Voltage	V_{EBO}	-5	-5	-5	Volts
Collector Current — Continuous	I_C	-1	-1	-1	A
Peak ⁽¹⁾	I_{CM}	-1.5	-1.5	-1.5	A
Base Current — Continuous	I_B	-0.5	-0.5	-0.5	A
Total Power Dissipation @ $T_A = 25^\circ C$ @ $T_C = 25^\circ C$	P_D	1.67 6.25	1.67 6.25	1.67 6.25	Watts
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-55 to +150	-55 to +150	-55 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	75	75	$^\circ C/W$
Thermal Resistance, Junction to Case	$R_{\theta JC}$	20	20	20	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes: $\frac{1}{8}$ " from Case for 5 Seconds	T_L	+260	+260	+260	$^\circ C$

(1) Pulse Test Pulse Width = 300ms Duty Cycle \leq 2%.

ELECTRICAL CHARACTERISTICS (T_C = 25°C) (unless otherwise specified)

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
T-33-17					
Collector-Emitter Sustaining Voltage (I _C = -10ma)	D41D1, 2 D41D4, 5 D41D7, 8	V _{CEO(sus)}	-30 -45 -60	— — —	Volts
Collector Cutoff Current (V _{CE} = Rated V _{CEO}) (V _{CE} = Rated V _{CES})	T _C = 25°C T _C = 150°C	I _{CES}	— —	— -1	μA
Emitter Cutoff Current (V _{EB} = -5V)		I _{EBO}	—	—	μA

SECOND BREAKDOWN

Second Breakdown with Base Forward Biased	FBSOA	SÉE FIGURE 7
---	-------	--------------

ON CHARACTERISTICS⁽¹⁾

DC Current Gain (I _C = -100mA, V _{CE} = -2V)	D41D1, 4, 7 D41D2, 5, 8	h _{FE}	50 120	— —	150 360	—
(I _C = -1A, V _{CE} = -2V)	D41D1, 4, 7 D41D2 D41D5, 8	h _{FE}	10 20 10	— — —	— — —	—
Collector-Emitter Saturation Voltage (I _C = -500mA, I _B = -50mA)	D41D1, 2, 4, 5 D41D7, 8	V _{CE(sat)}	— —	— —	-0.5 -1.0	Volts
Base-Emitter Saturation Voltage (I _C = -500mA, I _B = -50mA)		V _{BE(sat)}	—	—	-1.5	Volts

DYNAMIC CHARACTERISTICS

Collector Capacitance (V _{CB} = -10V, f _i = 1MHz)	C _{CBO}	—	10	—	pF
Current-Gain — Bandwidth Product (I _C = -20mA, V _{CE} = -10V)	f _T	—	150	—	MHz

SWITCHING CHARACTERISTICS

Resistive Load						
Delay Time + Rise Time	I _C = -1A, I _{B1} = I _{B2} = -0.1A	t _d + t _r	—	50	—	nS
Storage Time	V _{CC} = -30V, t _p = 25 μsec	t _s	—	75	—	
Fall Time		t _f	—	40	—	

(1) Pulse Test PW = 300ms Duty Cycle ≤ 2%.




FIG. 1




FIG. 2

TYPICAL h_{FE} VS. I_C




FIG. 3




FIG. 4

TYPICAL h_{FE} VS. I_C




FIG. 5 TYPICAL SATURATION VOLTAGE CHARACTERISTICS

T-33-17

POWER TRANSISTORS




FIG. 6 MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIG. 7 SAFE REGION OF OPERATION

HARRIS SEMICOND SECTOR