

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT259** 8-bit addressable latch

Product specification  
File under Integrated Circuits, IC06

December 1990

## 8-bit addressable latch

## 74HC/HCT259

## FEATURES

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Output capability: standard
- I<sub>CC</sub> category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT259 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT259 are high-speed 8-bit addressable latches designed for general purpose storage applications in digital systems. The "259" are multifunctional devices

capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs (Q<sub>0</sub> to Q<sub>7</sub>), functions are available.

The "259" also incorporates an active LOW common reset ( $\overline{MR}$ ) for resetting all latches, as well as, an active LOW enable input ( $\overline{LE}$ ).

The "259" has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs.

In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A<sub>0</sub> to A<sub>2</sub>) and data (D) input. When operating the "259" as an addressable latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operations of the "259".

## QUICK REFERENCE DATA

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V			
	D to Q <sub>n</sub>		18	20	ns
	A <sub>n</sub> , $\overline{LE}$ to Q <sub>n</sub>		17	20	ns
t <sub>PHL</sub>	$\overline{MR}$ to Q <sub>n</sub>		15	20	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	19	19	pF

## Notes

1. C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

∑ (C<sub>L</sub> × V<sub>CC</sub><sup>2</sup> × f<sub>o</sub>) = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>  
For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

8-bit addressable latch

74HC/HCT259

ORDERING INFORMATION

See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs
4, 5, 6, 7, 9 10, 11, 12	Q <sub>0</sub> to Q <sub>7</sub>	latch outputs
8	GND	ground (0 V)
13	D	data input
14	$\overline{LE}$	latch enable input (active LOW)
15	$\overline{MR}$	conditional reset input (active LOW)
16	V <sub>CC</sub>	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.





Fig.3 IEC logic symbol.

8-bit addressable latch

74HC/HCT259



**MODE SELECT TABLE**

$\overline{LE}$	$\overline{MR}$	MODE
L	H	addressable latch
H	H	memory
L	L	active HIGH 8-channel demultiplexer
H	L	reset

## 8-bit addressable latch

## 74HC/HCT259

## FUNCTION TABLE

OPERATING MODES	INPUTS						OUTPUTS							
	$\overline{\text{MR}}$	$\overline{\text{LE}}$	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>
master reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
demultiplex (active HIGH) decoder (when D = H)	L	L	d	L	L	L	Q=d	L	L	L	L	L	L	L
	L	L	d	H	L	L	L	Q=d	L	L	L	L	L	L
	L	L	d	L	H	L	L	L	Q=d	L	L	L	L	L
	L	L	d	H	H	L	L	L	L	Q=d	L	L	L	L
	L	L	d	L	L	H	L	L	L	L	Q=d	L	L	L
	L	L	d	H	L	H	L	L	L	L	L	Q=d	L	L
	L	L	d	L	H	H	L	L	L	L	L	L	Q=d	L
	L	L	d	H	H	H	L	L	L	L	L	L	L	Q=d
store (do nothing)	H	H	X	X	X	X	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
addressable latch	H	L	d	L	L	L	Q=d	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	H	L	L	q <sub>0</sub>	Q=d	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	L	H	L	q <sub>0</sub>	q <sub>1</sub>	Q=d	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	H	H	L	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	Q=d	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	L	L	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	Q=d	q <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	H	L	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	Q=d	q <sub>6</sub>	q <sub>7</sub>
	H	L	d	L	H	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	Q=d	q <sub>7</sub>
	H	L	d	H	H	H	q <sub>0</sub>	q <sub>1</sub>	q <sub>2</sub>	q <sub>3</sub>	q <sub>4</sub>	q <sub>5</sub>	q <sub>6</sub>	Q=d

## Notes

- H = HIGH voltage level  
L = LOW voltage level  
X = don't care  
d = HIGH or LOW data one set-up time prior to the LOW-to-HIGH  $\overline{\text{LE}}$  transition  
q = lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared

8-bit addressable latch

74HC/HCT259




Fig.5 Logic diagram.

## 8-bit addressable latch

## 74HC/HCT259

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**AC CHARACTERISTICS FOR 74HC**

GND = 0 V; t<sub>r</sub> = t<sub>f</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)						UNIT	TEST CONDITIONS		
		74HC							V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125				
		min.	typ.	max.	min.	max.	min.				max.
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{\text{LE}}$ to Q <sub>n</sub>		55 20 16	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub>	propagation delay $\overline{\text{MR}}$ to Q <sub>n</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		119 22 19	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>w</sub>	$\overline{\text{LE}}$ pulse width HIGH or LOW	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.6
t <sub>w</sub>	$\overline{\text{MR}}$ pulse width LOW	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.9
t <sub>su</sub>	set-up time D, A <sub>n</sub> to $\overline{\text{LE}}$	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Figs 10 and 11
t <sub>h</sub>	hold time D to $\overline{\text{LE}}$	0 0 0	-19 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.10
t <sub>h</sub>	hold time A <sub>n</sub> to $\overline{\text{LE}}$	2 2 2	-11 -4 -3		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig.11

## 8-bit addressable latch

## 74HC/HCT259

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see *"74HC/HCT/HCU/HCMOS Logic Family Specifications"*.

Output capability: standard

I<sub>CC</sub> category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\overline{A_n}$	1.50
$\overline{LE}$	1.50
$\overline{D}$	1.20
$\overline{MR}$	0.75



## 8-bit addressable latch

## 74HC/HCT259

**AC CHARACTERISTICS FOR 74HCT**GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ (°C)								UNIT	TEST CONDITIONS	
		74HCT									$V_{CC}$ (V)	WAVEFORMS
		+25			-40 TO +85		-40 TO +125					
		min.	typ.	max.	min.	max.	min.	max.				
$t_{PHL}/t_{PLH}$	propagation delay D to $Q_n$		23	39		49		59	ns	4.5	Fig.7	
$t_{PHL}/t_{PLH}$	propagation delay $A_n$ to $Q_n$		25	41		51		62	ns	4.5	Fig.8	
$t_{PHL}/t_{PLH}$	propagation delay $\overline{LE}$ to $Q_n$		22	38		48		57	ns	4.5	Fig.6	
$t_{PHL}$	propagation delay MR to $Q_n$		23	39		49		59	ns	4.5	Fig.9	
$t_{THL}/t_{TLH}$	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	
$t_W$	$\overline{LE}$ pulse width LOW	19	11		24		29		ns	4.5	Fig.6	
$t_W$	MR pulse width LOW	18	10		23		27		ns	4.5	Fig.9	
$t_{su}$	set-up time D to $\overline{LE}$	17	10		21		26		ns	4.5	Fig.10	
$t_{su}$	set-up time $A_n$ to $\overline{LE}$	17	10		21		26		ns	4.5	Fig.11	
$t_h$	hold time D to $\overline{LE}$	0	-8		0		0		ns	4.5	Fig.10	
$t_h$	hold time $A_n$ to $\overline{LE}$	0	-4		0		0		ns	4.5	Fig.11	

8-bit addressable latch

74HC/HCT259

AC WAVEFORMS




Fig.6 Waveforms showing the enable input ( $\overline{LE}$ ) to output ( $Q_n$ ) propagation delays, the enable input pulse width and the output transition times.




Fig.7 Waveforms showing the data input (D) to output ( $Q_n$ ) propagation delays and the output transition times.







Fig.8 Waveforms showing the address inputs ( $A_n$ ) to outputs ( $Q_n$ ) propagation delays and the output transition times.

8-bit addressable latch

74HC/HCT259



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

# 74HC/HCT259; 8-bit addressable latch

Information as of 2003-04-22

My.Semiconductors.COM.  
Your personal service from  
Philips Semiconductors.  
Please register now !

Use right mouse button to  
download datasheet

Download datasheet

Stay informed

## Products

<input type="checkbox"/> <a href="#">General description</a>	<input type="checkbox"/> <a href="#">Features</a>	<input type="checkbox"/> <a href="#">Applications</a>	<input type="checkbox"/> <a href="#">Datasheet</a>
<input type="checkbox"/> <a href="#">Block diagram</a>	<input type="checkbox"/> <a href="#">Buy online</a>	<input type="checkbox"/> <a href="#">Support &amp; tools</a>	<input type="checkbox"/> <a href="#">Email/translate</a>
<input type="checkbox"/> <a href="#">Products &amp; packages</a>	<input type="checkbox"/> <a href="#">Parametrics</a>	<input type="checkbox"/> <a href="#">Similar products</a>	<input type="checkbox"/>

## MultiMarket Semiconductors

### Product Selector

#### Catalog by

#### Function

#### Catalog by

#### System

#### Cross-reference

#### Packages

#### End of Life

#### information

#### Distributors Go

#### Here!

#### Models

#### SoC solutions

## General description

The 74HC/HCT259 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT259 are high-speed 8-bit addressable latches designed for general purpose storage applications in digital systems. The '259' are multifunctional devices capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs ( $Q_0$  to  $Q_7$ ), functions are available.

The '259' also incorporates an active LOW common reset (MR) for resetting all latches, as well as, an active LOW enable input (LE).


The '259' has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs.

In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address ( $A_0$  to  $A_2$ ) and data (D) input. When operating the '259' as an addressable latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operations of the '259'.

## Features




- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Output capability: standard
- $I_{CC}$  category: MSI

## □ Datasheet

<u>Type number</u>	<u>Title</u>	<u>Publication release date</u>	<u>Datasheet status</u>	<u>Page count</u>	<u>File size (kB)</u>	<u>Datasheet</u>
74HC/HCT259	8-bit addressable latch	12/1/1990	Product specification	11	83	 <a href="#">Download</a>

## Additional datasheet info

To complete the device datasheet with package and family information, also download the following PDF files. The "Logic Package Information" document is required to determine in which package(s) this device is available.

<u>Document</u>	<u>Description</u>
1  <a href="#">HCT_FAMILY_SPECIFICATIONS</a>	HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications
2  <a href="#">HCT_PACKAGE_INFO</a>	HC/T Package Info, The IC06 74HC/HCT/HCMOS Logic Package Information
3  <a href="#">HCT_PACKAGE_OUTLINES</a>	HC/T Package Outlines, The IC06 74HC/HCT/HCMOS Logic Package Outlines

## □ Parametrics


<u>Type number</u>	<u>Package</u>	<u>Description</u>	<u>Propagation Delay(ns)</u>	<u>Voltage</u>	<u>No. of Pins</u>	<u>Power Dissipation Considerations</u>	<u>Logic Switching Levels</u>	<u>Output Drive Capability</u>
74HC259D	<a href="#">SOT109</a> (SO16)	8-Bit Addressable Latch	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC259DB	<a href="#">SOT338-1</a> (SSOP16)	8-Bit Addressable Latch	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC259N	<a href="#">SOT38-1</a> (DIP16)	8-Bit Addressable Latch	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HC259PW	<a href="#">SOT403-1</a> (TSSOP16)	8-Bit Addressable Latch	15	5 Volts +	16	Low Power or Battery Applications	CMOS	Low
74HCT259D	<a href="#">SOT109</a> (SO16)	8-Bit Addressable Latch; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT259DB	<a href="#">SOT338-1</a> (SSOP16)	8-Bit Addressable Latch; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
74HCT259N	<a href="#">SOT38-1</a> (DIP16)	8-Bit Addressable Latch; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low

74HCT259PW	<a href="#">SOT403-1</a> (TSSOP16)	8-Bit Addressable Latch; TTL Enabled	15	5 Volts +	16	Low Power or Battery Applications	TTL	Low
------------	---------------------------------------	---	----	--------------	----	---	-----	-----

## □ Products, packages, availability and ordering

<u>Type number</u>	<u>North American type number</u>	<u>Ordering code (12NC)</u>	<u>Marking/Packing</u> <a href="#">Discretes</a> <a href="#">packing info</a>	<u>Package</u>	<u>Device status</u>	<u>Buy online</u>
74HC259D	74HC259D	9337 146 50652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HC259D-T	9337 146 50653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HC259DB	74HC259DB	9351 874 10112	Standard Marking * Bulk Pack	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HC259DB-T	9351 874 10118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HC259N	74HC259N	9336 695 60652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT38-1</a> (DIP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HC259PW	74HC259PW	9351 746 90112	Standard Marking * Bulk Pack	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HC259PW-T	9351 746 90118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HCT259D	74HCT259D	9337 151 30652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HCT259D-T	9337 151 30653	Standard Marking * Reel Pack, SMD, 13", CECC	<a href="#">SOT109</a> (SO16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HCT259DB	74HCT259DB	9351 874 00112	Standard Marking * Bulk Pack	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HCT259DB-T	9351 874 00118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT338-1</a> (SSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HCT259N	74HCT259N	9336 701 90652	Standard Marking * Bulk Pack, CECC	<a href="#">SOT38-1</a> (DIP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
74HCT259PW	74HCT259PW	9351 884 10112	Standard Marking * Bulk Pack	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>
	74HCT259PW-T	9351 884 10118	Standard Marking * Reel Pack, SMD, 13"	<a href="#">SOT403-1</a> (TSSOP16)	Full production	<a href="#">order this</a> <input type="checkbox"/>

## □ Similar products

 [74HC/HCT259](#) links to the similar products page containing an overview of products that are similar in function or related to the type number(s) as listed on this page. The similar products page includes products from the same catalog tree(s), relevant selection guides and products from the same functional category.

## □ Support & tools

 [HC/T Family Specifications, The IC06 74HC/HCT/HCMOS Logic Family Specifications](#)(date 01-Mar-98)

 [HC/T User Guide](#)(date 01-Nov-97)

## □ Email/translate this product information

- [Email this product information.](#)
- Translate this product information page from English to:

The English language is the official language used at the [semiconductors.philips.com](http://semiconductors.philips.com) website and webpages. All translations on this website are created through the use of [Google Language Tools](#) and are provided for convenience purposes only. No rights can be derived from any translation on this website.

### About this Web Site

| Copyright © 2003 Koninklijke Philips N.V. All rights reserved. | [Privacy Policy](#) |

| Koninklijke Philips N.V. | Access to and use of this Web Site is subject to the following [Terms of Use](#). |