Product Proposal
256K x 36 and 512K x 18 Bit Pipelined ZBT™ RAM Synchronous Fast Static RAM

| MCM63Z836 |
| MCM63Z918 |

TQ PACKAGE
TQFP
CASE 983A–01

ZP PACKAGE
PBGA
CASE 999–02

The ZBT RAM is an 8M–bit synchronous fast static RAM designed to provide Zero Bus Turnaround™. The ZBT RAM allows 100% use of bus cycles during back–to–back read/write and write/read cycles. The MCM63Z836 (organized as 256K words by 36 bits) and the MCM63Z918 (organized as 512K words by 18 bits) are fabricated in Motorola's high performance silicon gate CMOS technology. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in communication applications. Synchronous design allows precise cycle control with the use of an external positive–edge–triggered clock (CK). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQ), and all control signals except output enable ($\overline{G}$), sleep mode (ZZ), and linear burst order ($\overline{LBO}$) are clock (CK) controlled through positive–edge–triggered noninverting registers.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (CK) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals.

For read cycles, pipelined SRAM output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (CK).

- 3.3 V Core, 3.3 V LVTTL and LVCMOS Compatible I/O Supply
- MCM63Z836/918–225 = 2.6 ns Access/4.4 ns Cycle (225 MHz)
  MCM63Z836/918–200 = 3.2 ns Access/5 ns Cycle (200 MHz)
  MCM63Z836/918–166 = 3.6 ns Access/6 ns Cycle (166 MHz)
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self–Timed Write Cycle
- Sleep Mode (ZZ)
- Two–Cycle Deselect
- Byte Write Control
- ADV Controlled Burst
- IEEE 1149–1 Sample Only JTAG
- 100–Pin TQFP and 119–Bump PBGA Packages

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc. and Motorola, Inc.

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 1
6/2/99

M MOTOROLA

LOGIC BLOCK DIAGRAM

MCM63Z836 PIN ASSIGNMENTS

100–PIN TQFP
TOP VIEW

Top pins (100–81): SA, SA, SE1, SE2, SBd, SBc, SBb, SBa, SE3, VDD, VSS, CK, SW, CKE, G̅, ADV, NC, SA, SA, SA

Left side:
Pin	Signal
1	DQc
2	DQc
3	DQc
4	V_DDQ
5	V_SS
6	DQc
7	DQc
8	DQc
9	DQc
10	V_SS
11	V_DDQ
12	DQc
13	DQc
14	V_DD
15	V_DD
16	V_DD
17	V_SS
18	DQd
19	DQd
20	V_DDQ
21	V_SS
22	DQd
23	DQd
24	DQd
25	DQd
26	V_SS
27	V_DDQ
28	DQd
29	DQd
30	DQd

Right side:
Pin	Signal
80	DQb
79	DQb
78	DQb
77	V_DDQ
76	V_SS
75	DQb
74	DQb
73	DQb
72	DQb
71	V_SS
70	V_DDQ
69	DQb
68	DQb
67	V_SS
66	V_DD
65	V_DD
64	ZZ
63	DQa
62	DQa
61	V_DDQ
60	V_SS
59	DQa
58	DQa
57	DQa
56	DQa
55	V_SS
54	V_DDQ
53	DQa
52	DQa
51	DQa

Bottom pins (31–50): L̅B̅O̅, SA, SA, SA, SA, SA1, SA0, NC, NC, V_SS, V_DD, NC, NC, SA, SA, SA, SA, SA, SA, SA

119–BUMP PGBA
TOP VIEW

	1	2	3	4	5	6	7
A	V_DDQ	SA	SA	NC	SA	SA	V_DDQ
B	NC	SE2	SA	ADV	SA	S̅E̅3̅	NC
C	NC	SA	SA	V_DD	SA	SA	NC
D	DQc	DQc	V_SS	NC	V_SS	DQb	DQb
E	DQc	DQc	V_SS	S̅E̅1̅	V_SS	DQb	DQb
F	V_DDQ	DQc	V_SS	G̅	V_SS	DQb	V_DDQ
G	DQc	DQc	S̅B̅c̅	SA	S̅B̅b̅	DQb	DQb
H	DQc	DQc	V_SS	S̅W̅	V_SS	DQb	DQb
J	V_DDQ	V_DD	NC	V_DD	NC	V_DD	V_DDQ
K	DQd	DQd	V_SS	CK	V_SS	DQa	DQa
L	DQd	DQd	S̅B̅d̅	NC	S̅B̅a̅	DQa	DQa
M	V_DDQ	DQd	V_SS	C̅K̅E̅	V_SS	DQa	V_DDQ
N	DQd	DQd	V_SS	SA1	V_SS	DQa	DQa
P	DQd	DQd	V_SS	SA0	V_SS	DQa	DQa
R	V_DD	SA	L̅B̅O̅	V_DD	V_DD	SA	NC
T	NC	NC	SA	SA	SA	NC	ZZ
U	V_DDQ	TMS	TDI	TCK	TDO	T̅R̅S̅T̅	V_DDQ

Not to Scale

MCM63Z836 TQFP PIN DESCRIPTIONS

| Pin Locations	Symbol	Type	Description
85	ADV	Input	Synchronous $\overline{\text{Load}}$/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
89	CK	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\text{G}}$ and $\overline{\text{LBO}}$.
87	$\overline{\text{CKE}}$	Input	Clock Enable: Disables the CK input when $\overline{\text{CKE}}$ is high.
(a) 51, 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79, 80 (c) 1, 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29, 30	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	$\overline{\text{G}}$	Input	Asynchronous Output Enable.
31	$\overline{\text{LBO}}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 81, 82, 83, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
37, 36	SA0, SA1	Input	Synchronous Burst Address Inputs: The two LSBs of the address field. These pins must preset the burst address counter values. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	$\overline{\text{SBx}}$	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b, c, d) in conjunction with $\overline{\text{SW}}$. Has no effect on read cycles.
98	$\overline{\text{SE1}}$	Input	Synchronous Chip Enable: Active low to enable chip.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
88	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
14, 15, 16, 41, 65, 66, 91	V_{DD}	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V_{DDQ}	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V_{SS}	Supply	Ground.
38, 39, 42, 43, 84	NC	—	No Connection: There is no connection to the chip.

MCM63Z836 PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
4B	ADV	Input	Synchronous $\overline{\text{Load}}$/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
4K	CK	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\text{G}}$ and $\overline{\text{LBO}}$.
4M	$\overline{\text{CKE}}$	Input	Clock Enable: Disables the CK input when $\overline{\text{CKE}}$ is high.
(a) 6K, 7K, 6L, 7L, 6M, 6N, 7N, 6P, 7P (b) 6D, 7D, 6E, 7E, 6F, 6G, 7G, 6H, 7H (c) 1D, 2D, 1E, 2E, 2F, 1G, 2G, 1H, 2H (d) 1K, 2K, 1L, 2L, 2M, 1N, 2N, 1P, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
4F	$\overline{\text{G}}$	Input	Asynchronous Output Enable.
3R	$\overline{\text{LBO}}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4G, 2R, 6R, 3T, 4T, 5T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Burst Address Inputs: The two LSBs of the address field. These pins must preset the burst address counter values. These inputs are registered and must meet setup and hold times.
5L, 5G, 3G, 3L (a) (b) (c) (d)	$\overline{\text{SBx}}$	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b, c, d) in conjunction with $\overline{\text{SW}}$. Has no effect on read cycles.
4E	$\overline{\text{SE1}}$	Input	Synchronous Chip Enable: Active low to enable chip.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
6B	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
4H	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins.
4U	TCK	Input	Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to V_{DD} or V_{SS}.
3U	TDI	Input	Boundary Scan Pin, Test Data In.
5U	TDO	Output	Boundary Scan Pin, Test Data Out.
2U	TMS	Input	Boundary Scan Pin, Test Mode Select.
6U	$\overline{\text{TRST}}$	Input	Boundary Scan Pin, Asynchronous Test Reset. If boundary scan is not used, $\overline{\text{TRST}}$ must be tied to V_{SS}.
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
4C, 2J, 4J, 6J, 1R, 4R, 5R	V_{DD}	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V_{DDQ}	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	V_{SS}	Supply	Ground.
4A, 1B, 7B, 1C, 7C, 4D, 3J, 5J, 7R, 1T, 2T, 6T	NC	—	No Connection: There is no connection to the chip.

MCM63Z918 PIN ASSIGNMENTS

100–PIN TQFP TOP VIEW

Top pins (left to right, 100–81): SA, SA, SE1, SE2, NC, NC, SBb, SBa, SE3, VDD, VSS, CK, SW, CKE, G, ADV, NC, SA, SA, SA

Left side (pins 1–30):
Pin	Signal
1	NC
2	NC
3	NC
4	V_{DDQ}
5	V_{SS}
6	NC
7	NC
8	DQb
9	DQb
10	V_{SS}
11	V_{DDQ}
12	DQb
13	DQb
14	V_{DD}
15	V_{DD}
16	V_{DD}
17	V_{SS}
18	DQb
19	DQb
20	V_{DDQ}
21	V_{SS}
22	DQb
23	DQb
24	DQb
25	NC
26	V_{SS}
27	V_{DDQ}
28	NC
29	NC
30	NC

Right side (pins 80–51):
Pin	Signal
80	SA
79	NC
78	NC
77	V_{DDQ}
76	V_{SS}
75	NC
74	DQa
73	DQa
72	DQa
71	V_{SS}
70	V_{DDQ}
69	DQa
68	DQa
67	V_{SS}
66	V_{DD}
65	V_{DD}
64	ZZ
63	DQa
62	DQa
61	V_{DDQ}
60	V_{SS}
59	DQa
58	DQa
57	NC
56	NC
55	V_{SS}
54	V_{DDQ}
53	NC
52	NC
51	NC

Bottom pins (left to right, 31–50): LBO, SA, SA, SA, SA, SA1, SA0, NC, NC, VSS, VDD, NC, NC, SA, SA, SA, SA, SA, SA, SA

119–BUMP PGBA TOP VIEW

	1	2	3	4	5	6	7
A	V_{DDQ}	SA	SA	NC	SA	SA	V_{DDQ}
B	NC	SE2	SA	ADV	SA	$\overline{SE3}$	NC
C	NC	SA	SA	V_{DD}	SA	SA	NC
D	DQb	NC	V_{SS}	NC	V_{SS}	DQa	NC
E	NC	DQb	V_{SS}	$\overline{SE1}$	V_{SS}	NC	DQa
F	V_{DDQ}	NC	V_{SS}	$\overline{G}$	V_{SS}	DQa	V_{DDQ}
G	NC	DQb	$\overline{SBb}$	SA	V_{SS}	NC	DQa
H	DQb	NC	V_{SS}	$\overline{SW}$	V_{SS}	DQa	NC
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}
K	NC	DQb	V_{SS}	CK	V_{SS}	NC	DQa
L	DQb	NC	V_{SS}	NC	$\overline{SBa}$	DQa	NC
M	V_{DDQ}	DQb	V_{SS}	$\overline{CKE}$	V_{SS}	NC	V_{DDQ}
N	DQb	NC	V_{SS}	SA1	V_{SS}	DQa	NC
P	NC	DQb	V_{SS}	SA0	V_{SS}	NC	DQa
R	V_{DD}	SA	$\overline{LBO}$	V_{DD}	V_{DD}	SA	NC
T	NC	SA	SA	NC	SA	SA	ZZ
U	V_{DDQ}	TMS	TDI	TCK	TDO	$\overline{TRST}$	V_{DDQ}

Not to Scale

MCM63Z836•MCM63Z918

MOTOROLA FAST SRAM

MCM63Z918 TQFP PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
85	ADV	Input	Synchronous $\overline{\text{Load}}$/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
89	CK	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\text{G}}$ and $\overline{\text{LBO}}$.
87	$\overline{\text{CKE}}$	Input	Clock Enable: Disables the CK input when $\overline{\text{CKE}}$ is high.
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
86	$\overline{\text{G}}$	Input	Asynchronous Output Enable.
31	$\overline{\text{LBO}}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 80, 81, 82, 83, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
37, 36	SA0, SA1	Input	Synchronous Burst Address Inputs: The two LSBs of the address field. These pins must preset the burst address counter values. These inputs are registered and must meet setup and hold times.
93, 94 (a) (b)	$\overline{\text{SBx}}$	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b) in conjunction with $\overline{\text{SW}}$. Has no effect on read cycles.
98	$\overline{\text{SE1}}$	Input	Synchronous Chip Enable: Active low to enable chip.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
88	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
14, 15, 16, 41, 65, 66, 91	V_{DD}	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V_{DDQ}	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V_{SS}	Supply	Ground.
1, 2, 3, 6, 7, 25, 28, 29, 30, 38, 39, 42, 43, 51, 52, 53, 56, 57, 75, 78, 79, 84, 95, 96	NC	—	No Connection: There is no connection to the chip.

MCM63Z918 PBGA PIN DESCRIPTIONS

Pin Locations	Symbol	Type	Description
4B	ADV	Input	Synchronous $\overline{\text{Load}}$/Advance: Loads a new address into counter when low. RAM uses internally generated burst addresses when high.
4K	CK	Input	Clock: This signal registers the address, data in, and all control signals except $\overline{\text{G}}$ and $\overline{\text{LBO}}$.
4M	$\overline{\text{CKE}}$	Input	Clock Enable: Disables the CK input when $\overline{\text{CKE}}$ is high.
(a) 6D, 7E, 6F, 7G, 6H, 7K, 6L, 6N, 7P (b) 1D, 2E, 2G, 1H, 2K, 1L, 2M, 1N, 2P	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
4F	$\overline{\text{G}}$	Input	Asynchronous Output Enable.
3R	$\overline{\text{LBO}}$	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low — linear burst counter. High — interleaved burst counter.
2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 4G, 2R, 6R, 2T, 3T, 5T, 6T	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
4N, 4P	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
5L, 3G (a) (b)	$\overline{\text{SBx}}$	Input	Synchronous Byte Write Inputs: Enables write to byte "x" (byte a, b) in conjunction with $\overline{\text{SW}}$. Has no effect on read cycles.
4E	$\overline{\text{SE1}}$	Input	Synchronous Chip Enable: Active low to enable chip.
2B	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
6B	$\overline{\text{SE3}}$	Input	Synchronous Chip Enable: Active low for depth expansion.
4H	$\overline{\text{SW}}$	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write $\overline{\text{SBx}}$ pins.
4U	TCK	Input	Boundary Scan Pin, Test Clock: If boundary scan is not used, TCK must be tied to V_{DD} or V_{SS}.
3U	TDI	Input	Boundary Scan Pin, Test Data In.
5U	TDO	Output	Boundary Scan Pin, Test Data Out.
2U	TMS	Input	Boundary Scan Pin, Test Mode Select.
6U	$\overline{\text{TRST}}$	Input	Boundary Scan Pin, Asynchronous Test Reset. If boundary scan is not used, $\overline{\text{TRST}}$ must be tied to V_{SS}.
7T	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
4C, 2J, 4J, 6J, 1R, 4R, 5R	V_{DD}	Supply	Core Power Supply.
1A, 7A, 1F, 7F, 1J, 7J, 1M, 7M, 1U, 7U	V_{DDQ}	Supply	I/O Power Supply.
3D, 5D, 3E, 5E, 3F, 5F, 5G, 3H, 5H, 3K, 5K, 3L, 3M, 5M, 3N, 5N, 3P, 5P	V_{SS}	Supply	Ground.
4A, 1B, 7B, 1C, 7C, 2D, 4D, 7D, 1E, 6E, 2F, 1G, 6G, 2H, 7H, 3J, 5J, 1K, 6K, 2L, 4L, 7L, 6M, 2N, 7N, 1P, 6P, 7R, 1T, 4T	NC	—	No Connection: There is no connection to the chip.

TRUTH TABLE

CK	$\overline{CKE}$	E	$\overline{SW}$	$\overline{SBx}$	ADV	SA0 – SAx	Next Operation	Input Command Code	Notes
L–H	1	X	X	X	X	X	Hold	H	1, 2
L–H	0	False	X	X	0	X	Deselect	D	1, 2
L–H	0	True	0	V	0	V	Load Address, New Write	W	1, 2, 3, 4, 5
L–H	0	True	1	X	0	V	Load Address, New Read	R	1, 2
L–H	0	X	X	V (W)	1	X	Burst	B	1, 2, 4, 6, 7
				X (R, D)			Continue		

NOTES:
1. X = don't care, 1 = logic high, 0 = logic low, V = valid signal, according to AC Operating Conditions and Characteristics.
2. E = true if $\overline{SE1}$ and $\overline{SE3}$ = 0, and SE2 = 1.
3. Byte write enables, $\overline{SBx}$ are evaluated only as new write addresses are loaded.
4. No control inputs except $\overline{CKE}$, $\overline{SBx}$, and ADV are recognized in a clock cycle where ADV is sampled high.
5. A write with $\overline{SBx}$ not valid does load addresses.
6. A burst write with $\overline{SBx}$ not valid does increment address.
7. ADV controls whether the RAM enters burst mode. If the previous cycle was a write, then ADV = 1 results in a burst write. If the previous cycle is a read, then ADV = 1 results in a burst read. ADV = 1 will also continue a deslect cycle.

ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	$\overline{G}$	I/O Status
Read	L	L	Data Out (DQx)
Read	L	H	High–Z
Write	L	X	High–Z
Deselected	L	X	High–Z
Sleep	H	X	High–Z

WRITE TRUTH TABLE

Cycle Type	$\overline{SW}$	$\overline{SBa}$	$\overline{SBb}$	$\overline{SBc}$ (See Note 1)	$\overline{SBd}$ (See Note 1)
Read	H	X	X	X	X
Write Byte a	L	L	H	H	H
Write Byte b	L	H	L	H	H
Write Byte c (See Note 1)	L	H	H	L	H
Write Byte d (See Note 1)	L	H	H	H	L
Write All Bytes	L	L	L	L	L

NOTE:
1. Valid only for x36.

LINEAR BURST ADDRESS TABLE ($\overline{LBO}$ = V_{SS})

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X10	X . . . X11	X . . . X00
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X00	X . . . X01	X . . . X10

INTERLEAVED BURST ADDRESS TABLE ($\overline{LBO}$ = V_{DD})

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X . . . X00	X . . . X01	X . . . X10	X . . . X11
X . . . X01	X . . . X00	X . . . X11	X . . . X10
X . . . X10	X . . . X11	X . . . X00	X . . . X01
X . . . X11	X . . . X10	X . . . X01	X . . . X00

INPUT COMMAND CODE AND STATE NAME DEFINITION DIAGRAM

NOTE: Cycles are named for their control inputs, not for data I/O state.


Figure 1. ZBT RAM State Diagram

NOTES:
1. Input command codes (D, W, R, and B) represent control pin inputs as indicated in the Truth Table.
2. Hold (i.e., $\overline{CKE}$ sampled high) is not shown simply because $\overline{CKE}$ = 1 blocks clock input and therefore, blocks any state change.

Figure 2. State Definitions for ZBT RAM State Diagram

Figure 3. Data I/O State Diagram

KEY:

CURRENT STATE (n) INTERMEDIATE STATE (n + 1) NEXT STATE (n + 2)

TRANSITION TRANSITION

f

INPUT COMMAND CODE

NOTES:
1. Input command codes (D, W, R, and B) represent control pin inputs as indicated in the Truth Table.
2. Hold (i.e., $\overline{\text{CKE}}$ sampled high) is not shown simply because $\overline{\text{CKE}}$ = 1 blocks clock input and therefore, blocks any state change.

Figure 4. State Definitions for I/O State Diagrams

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{DD} = 3.3 V $\pm$ 5%, T_A = 0 to 70°C Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS AND DC CHARACTERISTICS: 2.5 V I/O SUPPLY

(Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{DD}	3.135	3.3	3.465	V
I/O Supply Voltage	V_{DDQ}	2.375	2.5	2.9	V
Input Low Voltage	V_{IL}	$-$ 0.3	—	0.7	V
Input High Voltage	V_{IH}	1.7	—	V_{DD} + 0.3	V
Input High Voltage I/O Pins	V_{IH2}	1.7	—	V_{DDQ} + 0.3	V
Output Low Voltage (I_{OL} = 2 mA)	V_{OL}	—	—	0.7	V
Output High Voltage (I_{OL} = $-$ 2 mA)	V_{OH}	1.7	—	—	V

RECOMMENDED OPERATING CONDITIONS AND DC CHARACTERISTICS: 3.3 V I/O SUPPLY

(Voltages Referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{DD}	3.135	3.3	3.465	V
I/O Supply Voltage	V_{DDQ}	3.135	3.3	3.465	V
Input Low Voltage	V_{IL}	$-$ 0.5	—	0.8	V
Input High Voltage	V_{IH}	2	—	V_{DD} + 0.5	V
Input High Voltage I/O Pins	V_{IH2}	2	—	V_{DDQ} + 0.5	V
Output Low Voltage (I_{OL} = 8 mA)	V_{OL}	—	—	0.4	V
Output High Voltage (I_{OH} = $-$ 8 mA)	V_{OH}	2.4	—	—	V

Figure 5. Undershoot Voltage

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Input Leakage Current (0 V $\leq$ V$_{in}$ $\leq$ V$_{DD}$)	I$_{lkg(I)}$	—	—	$\pm$ 1	μA	1
Output Leakage Current (0 V $\leq$ V$_{in}$ $\leq$ V$_{DDQ}$)	I$_{lkg(O)}$	—	—	$\pm$ 1	μA	
AC Supply Current (Device Selected, All Outputs Open, Freq = Max) Includes Supply Current for Both V$_{DD}$ and V$_{DDQ}$	I$_{DDA}$–225 I$_{DDA}$–200 I$_{DDA}$–166	— — —	— — —	300 290 280	mA	2, 3, 4
CMOS Standby Supply Current (Device Deselected, Freq = 0, V$_{DD}$ = Max, V$_{DDQ}$ = Max, All Inputs Static at CMOS Levels)	I$_{SB2}$	—	—	10	mA	5, 6
Sleep Mode Supply Current (Device Deselected, Freq = Max, V$_{DD}$ = Max, All Other Inputs Static at CMOS Levels, ZZ $\geq$ V$_{DD}$ – 0.2 V)	I$_{ZZ}$	—	—	TBD	mA	1, 5, 6
Clock Running (Device Deselected, Freq = Max, V$_{DD}$ = Max, All Inputs Toggling at CMOS Levels)	I$_{SB4}$–225 I$_{SB4}$–200 I$_{SB4}$–166	— — —	— — —	100 100 90	mA	5, 7
Hold Supply Current (Device Selected, Freq = Max, V$_{DD}$ = Max, V$_{DDQ}$ = Max, $\overline{CKE}$ $\geq$ V$_{DD}$ – 0.2 V, All Inputs Static at CMOS Levels)	I$_{DD1}$	—	—	15	mA	6

NOTES:
1. $\overline{LBO}$ and ZZ pins have an internal pullup and will exhibit leakage currents of $\pm$ 5 μA.
2. Reference AC Operating Conditions and Characteristics for input and timing.
3. All addresses transition simultaneously low (LSB) then high (MSB).
4. Data states are all zero.
5. Device in deselected mode as defined by the Truth Table.
6. CMOS levels for I/Os are V$_{IT}$ $\leq$ V$_{SS}$ + 0.2 V or $\geq$ V$_{DDQ}$ – 0.2 V. CMOS levels for other inputs are V$_{in}$ $\leq$ V$_{SS}$ + 0.2 V or $\geq$ V$_{DD}$ – 0.2 V.
7. TTL levels for I/Os are V$_{IT}$ $\leq$ V$_{IL}$ or $\geq$ V$_{IH2}$. TTL levels for other inputs are V$_{in}$ $\leq$ V$_{IL}$ or $\geq$ V$_{IH}$.

CAPACITANCE (f = 1.0 MHz, T$_A$ = 0 to 70°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Typ	Max	Unit
Input Capacitance	C$_{in}$	—	4	5	pF
Input/Output Capacitance	C$_{I/O}$	—	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{DD} = 3.3 V ± 5%, T_A = 0 to 70°C Unless Otherwise Noted)

Input Timing Measurement Reference Level . . . . 1.5 V
Input Pulse Levels . . . . 0 to 3 V
Input Rise/Fall Time . . . . 1 ns (20% to 80%)

Output Timing Reference Level . . . . 1.5 V
Output Load . . . . See Figure 6 Unless Otherwise Noted
$R_{\theta JA}$ Under Test . . . . TBD

READ/WRITE CYCLE TIMING (See Notes 1 and 2)

Parameter	Symbol	MCM63Z836–225 MCM63Z918–225 225 MHz		MCM63Z836–200 MCM63Z918–200 200 MHz		MCM63Z836–166 MCM63Z918–166 166 MHz		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Cycle Time	t_{KHKH}	4.4	—	5	—	6	—	ns	
Clock High Pulse Width	t_{KHKL}	1.7	—	2	—	2.4	—	ns	3
Clock Low Pulse Width	t_{KLKH}	1.7	—	2	—	2.4	—	ns	3
Clock Access Time	t_{KHQV}	—	2.6	—	3	—	3.6	ns	
Output Enable to Output Valid	t_{GLQV}	—	2.6	—	3	—	3.6	ns	
Clock High to Output Active	t_{KHQX1}	0.8	—	0.8	—	0.8	—	ns	4, 5
Output Hold Time	t_{KHQX}	0.7	—	0.7	—	0.7	—	ns	4
Output Enable to Output Active	t_{GLQX}	0	—	0	—	0	—	ns	4, 5
Output Disable to Q High–Z	t_{GHQZ}	—	2.3	—	3	—	3.5	ns	4, 5
Clock High to Q High–Z	t_{KHQZ}	0.8	2.4	1	2.5	1	3	ns	4, 5
Setup Times: Address ADV Data In Write Chip Enable Clock Enable	t_{ADKH} t_{LVKH} t_{DVKH} t_{WVKH} t_{EVKH} t_{CVKH}	1.3 1.3 1.2 1.3 1.3 1.3	—	1.3 1.3 1.2 1.3 1.3 1.3	—	1.3 1.3 1.2 1.3 1.3 1.3	—	ns	
Hold Times: Address ADV Data In Write Chip Enable Clock Enable	t_{KHAX} t_{KHLX} t_{KHDX} t_{KHWX} t_{KHEX} t_{KHCX}	0.5	—	0.5	—	0.5	—	ns	

NOTES:
1. Write is defined as any $\overline{SBx}$ and $\overline{SW}$ low. Chip Enable is defined as $\overline{SE1}$ low, SE2 high, and $\overline{SB3}$ low whenever ADV is low.
2. All read and write cycle timings are referenced from CK or $\overline{G}$.
3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at $V_{DDQ}/2$. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC test conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
4. This parameter is sampled and not 100% tested.
5. Measured at ± 200 mV from steady state.


Figure 6. AC Test Loads

Figure 7. AC Timing Parameter Definitions

NOTE: E is true if $\overline{SE1} = \overline{SE3} =$ low and SE2 = high.
t_{GLQX}, t_{GLQV}, and t_{GHQZ} only apply if $\overline{G}$ is toggled. If $\overline{G}$ is tied low t_{KHQX}, t_{KHQV}, and t_{KHQZ} apply.

READ/WRITE CYCLES WITH HOLD AND DESELECT CYCLES

CK

ADDRESS

COMMAND CODE

DQ

NOTE: Command code definitions are shown in Truth Table.

READ CYCLES (SINGLE, BURST, AND BURST WRAP–AROUND)

NOTE: Command code definitions are shown in Truth Table.

WRITE CYCLES (SINGLE, BURST, AND BURST WRAP–AROUND)

CK													
ADDRESS	A	B					C						
COMMAND CODE	W	W	B	B	B	B	W	B	B	B	B	B	
DQ		D(A0)	D(B0)	D(B1)	D(B2)	D(B3)	D(C0)	D(C1)	D(C2)	D(C3)			

NOTE: Command code definitions are shown in Truth Table.

READ, WRITE, READ COHERENCY WITH HOLD, AND DESELECT CYCLES

CK

ADDRESS

COMMAND
CODE

DQ

NOTE: Command code definitions are shown in Truth Table.

SLEEP MODE TIMING

NORMAL OPERATION

NO NEW READS OR WRITES ALLOWED ($\overline{SW}$ = H)

IN SLEEP MODE

NO READS OR WRITES ALLOWED ($\overline{SW}$ = H)

NORMAL OPERATION

K

ADDR

ADV

$\overline{E}$

$\overline{SW}$

$\overline{G}$

DQ

ZZ

I_{DD}

t_{ZZQZ}

t_{ZZS}

t_{ZZREC}

I_{ZZ}

NOTE: $\overline{E}$ low = $\overline{SE1}$ low, SE2 high, $\overline{SE3}$ low.
I_{ZZ} (max) specifications will not be met if inputs toggle.

APPLICATION INFORMATION

SLEEP MODE

A sleep mode feature, the ZZ pin, has been implemented on the MCM63Z836 and MCM63Z918. It allows the system designer to place the RAM in the lowest possible power condition by asserting ZZ. The sleep mode timing diagram shows the different modes of operation: Normal Operation, No READ/WRITE Allowed, and Sleep Mode. Each mode has its own set of constraints and conditions that are allowed.

Normal Operation: All inputs must meet setup and hold times prior to sleep and t_{ZZREC} nanoseconds after recovering from sleep. Clock (K) must also meet cycle high and low times during these periods. Two cycles prior to sleep, initiation of either a read or write operation is not allowed.

No READ/WRITE: During the period of time just prior to sleep and during recovery from sleep, the assertion of any write signal is not allowed. If a write operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM can not be guaranteed immediately after ZZ is asserted (prior to being in sleep).

Sleep Mode: The RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock may continue to run without impacting the RAMs sleep current (I_{ZZ}). All inputs are allowed to toggle — the RAM will not be selected and perform any reads or writes. However, if inputs toggle, the I_{ZZ} (max) specification will not be met.

Note: It is invalid to go from stop clock mode directly into sleep mode.

SERIAL BOUNDARY SCAN TEST ACCESS PORT OPERATION

OVERVIEW

The serial boundary scan test access port (TAP) on this RAM is designed to operate in a manner consistent with IEEE Standard 1149.1–1990 (commonly referred to as JTAG), but does not implement all of the functions required for IEEE 1149.1 compliance. Certain functions have been modified or eliminated because their implementation places extra delays in the RAMs critical speed path. Nevertheless, the RAM supports the standard TAP controller architecture (the TAP controller is the state machine that controls the TAPs operation) and can be expected to function in a manner that does not conflict with the operation of devices with IEEE Standard 1149.1 compliant TAPs. The TAP operates using a 3.3 V tolerant logic level signaling.

DISABLING THE TEST ACCESS PORT

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, $\overline{TRST}$ should be tied low and TCK, TDI, and TMS should be pulled through a resistor to 3.3 V. TDO should be left unconnected.

TAP DC OPERATING CHARACTERISTICS
(T_A = 0 to 70°C, Unless Otherwise Noted)

Parameter	Symbol	Min	Max	Unit	Notes
Input Logic Low	$V_{IL}1$	– 0.5	0.8	V	
Input Logic High	$V_{IH}1$	2	3.6	V	
Input Leakage Current	I_{lkg}	—	± 10	μA	1
Output Logic Low	$V_{OL}1$	—	0.4	V	2
Output Logic High	$V_{OH}1$	2.4	—	V	

NOTES:
1. $0\,V \leq V_{in} \leq V_{DDQ}$ for all logic input pins.
2. For V_{OL} = 0.4 V, 14 mA $\leq I_{OL} \leq$ 28 mA.

TAP AC OPERATING CONDITIONS AND CHARACTERISTICS

(T_A = 0 to 70°C, Unless Otherwise Noted)

AC TEST CONDITIONS

| Parameter	Value	Unit
Input Timing Reference Level	1.5	V
Input Pulse Levels	0 to 3.0	V
Input Rise/Fall Time (20% to 80%)	1	V/ns
Output Timing Reference Level	1.5	V
Output Load (See Figure 6 Unless Otherwise Noted)	—	—

TAP CONTROLLER TIMING

Parameter		Symbol	Min	Max	Unit	Notes
TCK Cycle Time		t_{THTH}	60	—	ns	
TCK Clock High Time		t_{TH}	25	—	ns	
TCK Clock Low Time		t_{TL}	25	—	ns	
TDO Access Time		t_{TLQV}	1	10	ns	
$\overline{TRST}$ Pulse Width		t_{TSRT}	40	—	ns	
Setup Times	Capture TDI TMS	t_{CS} t_{DVTH} t_{MVTH}	5 5 5	—	ns	1
Hold Times	Capture TDI TMS	t_{CH} t_{THDX} t_{THMX}	13 14 14	—	ns	1

NOTE:
1. t_{CS} and t_{CH} define the minimum pauses in RAM I/O transitions to assure accurate pad data capture.

TAP CONTROLLER TIMING DIAGRAM

MCM63Z836 BOUNDARY SCAN ORDER

Bit No.	Signal Name	Bump ID	Bit No.	Signal Name	Bump ID
1	SA	TBD	36	$\overline{\text{SBa}}$	TBD
2	SA	TBD	37	$\overline{\text{SEb}}$	TBD
3	SA	TBD	38	$\overline{\text{SBc}}$	TBD
4	SA	TBD	39	$\overline{\text{SBd}}$	TBD
5	SA	TBD	40	SE2	TBD
6	SA	TBD	41	$\overline{\text{SE1}}$	TBD
7	SA	TBD	42	SA	TBD
8	DQa	TBD	43	SA	TBD
9	DQa	TBD	44	DQc	TBD
10	DQa	TBD	45	DQc	TBD
11	DQa	TBD	46	DQc	TBD
12	DQa	TBD	47	DQc	TBD
13	DQa	TBD	48	DQc	TBD
14	DQa	TBD	49	DQc	TBD
15	DQa	TBD	50	DQc	TBD
16	DQa	TBD	51	DQc	TBD
17	ZZ	TBD	52	DQc	TBD
18	DQb	TBD	53	V_{DD}	TBD
19	DQb	TBD	54	DQd	TBD
20	DQb	TBD	55	DQd	TBD
21	DQb	TBD	56	DQd	TBD
22	DQb	TBD	57	DQd	TBD
23	DQb	TBD	58	DQd	TBD
24	DQb	TBD	59	DQd	TBD
25	DQb	TBD	60	DQd	TBD
26	DQb	TBD	61	DQd	TBD
27	SA	TBD	62	DQd	TBD
28	SA	TBD	63	$\overline{\text{LBO}}$	TBD
29	SA	TBD	64	SA	TBD
30	ADV	TBD	65	SA	TBD
31	$\overline{\text{G}}$	TBD	66	SA	TBD
32	$\overline{\text{CKE}}$	TBD	67	SA	TBD
33	$\overline{\text{SW}}$	TBD	68	SA1	TBD
34	$\overline{\text{CK}}$	TBD	69	SA0	TBD
35	$\overline{\text{SE3}}$	TBD			

MCM63Z918 BOUNDARY SCAN ORDER

Bit No.	Signal Name	Bump ID	Bit No.	Signal Name	Bump ID
1	SA	TBD	26	CK	TBD
2	SA	TBD	27	$\overline{SE3}$	TBD
3	SA	TBD	28	$\overline{SBa}$	TBD
4	SA	TBD	29	$\overline{SBb}$	TBD
5	SA	TBD	30	SB2	TBD
6	SA	TBD	31	$\overline{SE1}$	TBD
7	SA	TBD	32	SA	TBD
8	DQa	TBD	33	SA	TBD
9	DQa	TBD	34	DQb	TBD
10	DQa	TBD	35	DQb	TBD
11	DQa	TBD	36	DQb	TBD
12	ZZ	TBD	37	DQb	TBD
13	DQa	TBD	38	V_{DD}	TBD
14	DQa	TBD	39	DQb	TBD
15	DQa	TBD	40	DQb	TBD
16	DQa	TBD	41	DQb	TBD
17	DQa	TBD	42	DQb	TBD
18	SA	TBD	43	DQb	TBD
19	SA	TBD	44	$\overline{LBO}$	TBD
20	SA	TBD	45	SA	TBD
21	SA	TBD	46	SA	TBD
22	ADV	TBD	47	SA	TBD
23	$\overline{G}$	TBD	48	SA	TBD
24	$\overline{CKE}$	TBD	49	SA1	TBD
25	$\overline{SW}$	TBD	50	SA0	TBD

TEST ACCESS PORT PINS

TCK — TEST CLOCK (INPUT)

Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.

TMS — TEST MODE SELECT (INPUT)

The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant).

TDI — TEST DATA IN (INPUT)

The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction register (refer to Figure 9). An undriven TDI pin will not produce the same result as a logic 1 input level (not IEEE 1149.1 compliant).

TDO — TEST DATA OUT (OUTPUT)

Output that is active depending on the state of the TAP state machine (refer to Figure 9). Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

$\overline{TRST}$ — TAP RESET

The $\overline{TRST}$ is an asynchronous input that resets the TAP controller and preloads the instruction register with the IDCODE command. This type of reset does not affect the operation of the system logic. The reset affects test logic only.

TEST ACCESS PORT REGISTERS

OVERVIEW

The various TAP registers are selected (one at a time) via the sequences of 1s and 0s input to the TMS pin as the TCK is strobed. Each of the TAPs registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on the subsequent falling edge of TCK. When a register is selected, it is "placed" between the TDI and TDO pins.

INSTRUCTION REGISTER

The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run test/idle or the various data register states. The instructions are 3 bits long. The register can be loaded when it is placed between the TDI and TDO pins. The parallel outputs of the instruction register are automatically preloaded with the IDCODE instruction when $\overline{TRST}$ is asserted or whenever the controller is placed in the test–logic–reset state. The two least significant bits of the serial instruction register are loaded with a binary "or" pattern in the capture–IR state.

BYPASS REGISTER

The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.

BOUNDARY SCAN REGISTER

The boundary scan register is identical in length to the number of active input and I/O connections on the RAM (not counting the TAP pins). This also includes a number of place holder locations (always set to a logic 0) reserved for density upgrade address pins. There are a total of 67 bits in the case of the x36 device and 48 bits in the case of the x18 device. The boundary scan register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture–DR state and then is placed between the TDI and TDO pins when the controller is moved to shift–DR state.

The Bump/Bit Scan Order table describes which device bump connects to each boundary scan register location. The first column defines the bit's position in the boundary scan register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

IDENTIFICATION (ID) REGISTER

The ID register is a 32–bit register that is loaded with a device and vendor specific 32–bit code when the controller is put in capture–DR state with the IDCODE command loaded in the instruction register. The code is loaded from a 32–bit on–chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into shift–DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Presence Indicator

Bit No.	0
Value	1

Motorola JEDEC ID Code (Compressed Format, per IEEE Standard 1149.1–1990

Bit No.	11	10	9	8	7	6	5	4	3	2	1
Value	0	0	0	0	0	0	0	1	1	1	0

Reserved For Future Use

Bit No.	17	16	15	14	13	12
Value	x	x	x	x	x	x

Device Width

Bit No.	22	21	20	19	18
256K x 36	0	0	1	0	0
512K x 18	0	0	0	1	1

Device Depth

Bit No.	27	26	25	24	23
256K x 36	0	0	1	1	0
512K x 18	0	0	1	1	1

Revision Number

Bit No.	31	30	29	28
Value	0	0	0	0

Figure 8. ID Register Bit Meanings

TAP CONTROLLER INSTRUCTION SET

OVERVIEW

There are two classes of instructions defined in the IEEE Standard 1149.1–1990; the standard (public) instructions and device specific (private) instructions. Some public instructions, are mandatory for IEEE 1149.1 compliance. Optional public instructions must be implemented in pre-scribed ways.

Although the TAP controller in this device follows the IEEE 1149.1 conventions, it is not IEEE 1149.1 compliant because some of the mandatory instructions are not fully imple-mented. The TAP on this device may be used to monitor all input and I/O pads, but can not be used to load address, data, or control signals into the RAM or to preload the I/O buffers. In other words, the device will not perform IEEE 1149.1 EXTEST, INTEST, or the preload portion of the SAMPLE/PRELOAD command.

When the TAP controller is placed in capture–IR state, the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the shift–IR state the instruction register is placed between TDI and TDO. In this state, the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to update–IR state. The TAP instruction sets for this device are listed in the following tables.

STANDARD (PUBLIC) INSTRUCTIONS

BYPASS

The BYPASS instruction is loaded in the instruction regis-ter when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift–DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is an IEEE 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the instruction register, moving the TAP controller out of the capture–DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK), it is possible for the TAP to attempt to capture the I/O ring con-tents while the input buffers are in transition (i.e., in a metast-able state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results can not be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup, plus hold time (t_{CS} plus t_{CH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.

Moving the controller to shift–DR state then places the boundary scan register between the TDI and TDO pins. Be-cause the PRELOAD portion of the command is not im-plemented in this device, moving the controller to the update–DR state with the SAMPLE/PRELOAD instruction loaded in the instruction register has the same effect as the pause–DR command. This functionality is not IEEE 1149.1 compliant.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture–DR mode and places the ID register between the TDI and TDO pins in shift–DR mode. The IDCODE instruction is the default instruction loaded in at $\overline{TRST}$ assertion and any time the con-troller is placed in the test–logic–reset state.

THE DEVICE SPECIFIC (PUBLIC) INSTRUCTION

SAMPLE–Z

If the HIGH–Z instruction is loaded in the instruction regis-ter, all DQ pins are forced to an inactive drive state (High–Z) and the bypass register is connected between TDI and TDO when the TAP controller is moved to the shift–DR state.

THE DEVICE SPECIFIC (PRIVATE) INSTRUCTION

NO OP

Do not use these instructions; they are reserved for future use.

STANDARD AND DEVICE SPECIFIC (PUBLIC) INSTRUCTION CODES

| Instruction	Code*	Description
IDCODE	001**	Preloads ID register and places it between TDI and TDO. Does not affect RAM operation.
HIGH–Z	010	Captures I/O ring contents. Places the bypass register between TDI and TDO. Forces all DQ pins to High–Z. **NOT IEEE 1149.1 COMPLIANT.**
BYPASS	011	Places bypass register between TDI and TDO. Does not affect RAM operation. **NOT IEEE 1149.1 COMPLIANT.**
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect RAM operation. Does not implement IEEE 1149.1 Preload function. **NOT IEEE 1149.1 COMPLIANT.**

  * Instruction codes expressed in binary, MSB on left, LSB on right.
  ** Default instruction automatically loaded when $\overline{TRST}$ asserted or in test–logic–reset state.

STANDARD (PRIVATE) INSTRUCTION CODES

Instruction	Code*	Description
NO OP	000	Do not use these instructions; they are reserved for future use.
NO OP	101	Do not use these instructions; they are reserved for future use.
NO OP	110	Do not use these instructions; they are reserved for future use.
NO OP	111	Do not use these instructions; they are reserved for future use.

* Instruction codes expressed in binary, MSB on left, LSB on right.


NOTE: The value adjacent to each state transition represents the signal present at TMS at the rising edge of TCK.

**Figure 9. TAP Controller State Diagram**

ORDERING INFORMATION
(Order by Full Part Number)

63Z836
MCM **63Z918** **XX** **X** **X**

Motorola Memory Prefix ───────────────┘ │ │ │ └─── Blank = Trays, R = Tape and Reel

Part Number ────────────────────────┘ │ └──── Speed (225 = 225 MHz, 200 = 200 MHz, 166 = 166 MHz)

└────── Package (TQ = TQFP, ZP = PBGA)

Full Part Numbers ─

|		
MCM63Z836TQ225	MCM63Z836TQ200	MCM63Z836TQ166
MCM63Z836TQ225R	MCM63Z836TQ200R	MCM63Z836TQ166R
MCM63Z918TQ225	MCM63Z918TQ200	MCM63Z918TQ166
MCM63Z918TQ225R	MCM63Z918TQ200R	MCM63Z918TQ166R
MCM63Z836ZP225	MCM63Z836ZP200	MCM63Z836ZP166
MCM63Z836ZP225R	MCM63Z836ZP200R	MCM63Z836ZP166R
MCM63Z918ZP225	MCM63Z918ZP200	MCM63Z918ZP166
MCM63Z918ZP225R	MCM63Z918ZP200R	MCM63Z918ZP166R

PACKAGE DIMENSIONS

TQ PACKAGE
TQFP
CASE 983A–01

4X

| △ | 0.20 (0.008) | H | A–B | D |

2X 30 TIPS

| △ | 0.20 (0.008) | C | A–B | D |

–D–

80   51
81   50

E/2

E1 E

E1/2

–A–   –B–

100   31
1   30

D1/2   D/2

D1

D

2X 20 TIPS

| △ | 0.20 (0.008) | C | A–B | D |

e

e/2

B

B

–X–

X=A, B, OR D

VIEW Y

BASE METAL   PLATING

b1

c   c1

b

| ⊕ | 0.13 (0.005) Ⓜ | C | A–B Ⓢ | D Ⓢ |

SECTION B–B

A

θ2

–H–

| △ | 0.10 (0.004) | C |

–C–
SEATING PLANE

θ3

VIEW AB

| — | 0.05 (0.002) Ⓢ |

S

θ1

A2

0.25 (0.010)
GAGE PLANE

R2

A1   R1

L2

L

L1

θ

VIEW AB

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE –H– IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS –A–, –B– AND –D– TO BE DETERMINED AT DATUM PLANE –H–.
5. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE –C–.
6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE –H–.
7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	—	1.60	—	0.063
A1	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.057
b	0.22	0.38	0.009	0.015
b1	0.22	0.33	0.009	0.013
c	0.09	0.20	0.004	0.008
c1	0.09	0.16	0.004	0.006
D	22.00 BSC		0.866 BSC	
D1	20.00 BSC		0.787 BSC	
E	16.00 BSC		0.630 BSC	
E1	14.00 BSC		0.551 BSC	
e	0.65 BSC		0.026 BSC	
L	0.45	0.75	0.018	0.030
L1	1.00 REF		0.039 REF	
L2	0.50 REF		0.020 REF	
S	0.20	—	0.008	—
R1	0.08	—	0.003	—
R2	0.08	0.20	0.003	0.008
θ	0 °	7 °	0 °	7 °
θ1	0 °	—	0 °	—
θ2	11 °	13 °	11 °	13 °
θ3	11 °	13 °	11 °	13 °

ZP PACKAGE
7 x 17 BUMP PBGA
CASE 999–02

4X △ 0.20

C →| E |← B

119X ⌀ b

⊕ ⌀ 0.3 Ⓜ A B C
   ⌀ 0.15 Ⓜ A

7 6 5 4 3 2 1

A B C D E F G H J K L M N P R T U

D2 | D

D1

16X e

6X e

E2

E1

TOP VIEW   **BOTTOM VIEW**

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. ALL DIMENSIONS IN MILLIMETERS.
3. DIMENSION b IS THE MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
4. DATUM A, THE SEATING PLANE, IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

DIM	MILLIMETERS	
	MIN	MAX
A	—	2.40
A1	0.50	0.70
A2	1.30	1.70
A3	0.80	1.00
D	22.00 BSC	
D1	20.32 BSC	
D2	19.40	19.60
E	14.00 BSC	
E1	7.62 BSC	
E2	11.90	12.10
b	0.60	0.90
e	1.27 BSC	

A3

⫽ 0.25 A

⫽ 0.35 A

△ 0.20 A

A A2

A1

SIDE VIEW

SEATING PLANE

A

Mfax is a trademark of Motorola, Inc.

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado, 80217. 1-303-675-2140 or 1-800-441-2447

Mfax™**:** RMFAX0@email.sps.mot.com – TOUCHTONE 1-602-244-6609
Motorola Fax Back System   – US & Canada ONLY 1-800-774-1848
                                   – http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

JAPAN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141,
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan. 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,
2 Dai King Street, Tai Po Industrial Estate, Tao Po, N.T., Hong Kong.
852-26668334

CUSTOMER FOCUS CENTER: 1-800-521-6274

Ⓜ **MOTOROLA**

◊