

DM74197

Presettable Binary Counters


General Description

The '197 ripple counter contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. State changes are initiated by the falling edge of the clock. The '197 has a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (\overline{PL}) overrides

clocked operations and asynchronously loads the data on the Parallel Data inputs (P_n) into the flip-flops. This preset feature makes the circuit usable as a programmable counter. The circuit can also be used as a 4-bit latch, loading data from the Parallel Data inputs when \overline{PL} is LOW and storing the data when \overline{PL} is HIGH.

Connection Diagram

Dual-In-Line Package



TL/F/9784-1

Order Number DM74197N
See NS Package Number N14A

Pin Names	Description
$\overline{CP0}$	$\div 2$ Section Clock Input (Active Falling Edge)
$\overline{CP1}$	$\div 8$ Section Clock Input (Active Falling Edge)
\overline{MR}	Asynchronous Master Reset Input (Active LOW)
P0-P3	Parallel Data Inputs
\overline{PL}	Asynchronous Parallel Load Input (Active LOW)
Q0	$\div 2$ Section Output*
Q1-Q3	$\div 8$ Section Outputs

*Q0 output is guaranteed to drive the full rated fan-out plus the $\overline{CP1}$ input.

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range DM74	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74197			Units
		Min	Nom	Max	
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	High Level Input Voltage	2			V
V _{IL}	Low Level Input Voltage			0.8	V
I _{OH}	High Level Output Current			-0.25	mA
I _{OL}	Low Level Output Current			16	mA
T _A	Free Air Operating Temperature	0		70	°C
t _s (H)	Setup Time HIGH or LOW	10			
t _s (L)	P _n to P̄L	15			ns
t _h (H)	Hold Time HIGH or LOW	0			
t _h (L)	P _n to P̄L	0			ns
t _w (H)	CP ₀ Pulse Width HIGH	20			ns
t _w (H)	CP ₁ Pulse Width HIGH	30			ns
t _w (L)	P̄L Pulse Width LOW	20			ns
t _w (L)	M̄R Pulse Width LOW	15			ns
t _{rec}	Recovery Time P̄L to CP _H	20			ns
t _{rec}	Recovery Time M̄R to CP̄ _H	20			ns

Electrical Characteristics

Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V _I	Input Clamp Voltage	V _{CC} = Min, I _I = -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	V _{CC} = Min, I _{OH} = Max V _{IL} = Max	2.4	3.4		V
V _{OL}	Low Level Output Voltage	V _{CC} = Min, I _{OL} = Max V _{IH} = Min		0.2	0.4	V
I _I	Input Current @ Max Input Voltage	V _{CC} = Max, V _I = 5.5V			1	mA
I _{IH}	High Level Input Current	V _{CC} = Max, V _I = 5.5V, CP ₁			1	mA
		V _{CC} = Max, V _I = 2.4V			40	μA
I _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.4V			-1.6	mA
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note 2)	-18		-57	mA
I _{CC}	Supply Current	V _{CC} = Max, All Inputs = GND			59	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 2: Not more than one output should be shorted at a time.

Switching Characteristics

$V_{CC} = +5.0V$, $T_A = +25^\circ C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	$C_L = 15 \text{ pF}$		Units	
		$R_L = 400\Omega$			
		Min	Max		
f_{max}	Maximum Count Frequency at CP0	50		MHz	
f_{max}	Maximum Count Frequency at CP1	25		MHz	
t_{PLH} t_{PHL}	Propagation Delay CP0 to Q0		12 15	ns	
t_{PLH} t_{PHL}	Propagation Delay CP1 to Q1		18 21	ns	
t_{PLH} t_{PHL}	Propagation Delay CP1 to Q2		36 42	ns	
t_{PLH} t_{PHL}	Propagation Delay CP1 to Q3		54 63	ns	
t_{PLH} t_{PHL}	Propagation Delay Pn to Qn		24 38	ns	
t_{PLH} t_{PHL}	Propagation Delay PL to Qn		33 36	ns	
t_{PHL}	Propagation Delay MFI to Qn		37	ns	

Logic Symbol



Mode Selection Table


Inputs			Response
\overline{MR}	\overline{PL}	\overline{CP}	
L	X	X	Q_n Forced LOW
H	L	X	$P_n \rightarrow Q_n$
H	H	$\overline{_}$	Count Up

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

÷ 16 State Diagram



TL/F/9784-3

Logic Diagram

TL/F/9784-4