

# IS61SF12832

## 128K x 32 SYNCHRONOUS FLOW-THROUGH STATIC RAM

ADVANCE INFORMATION  
JUNE 1998

### FEATURES

- Fast access times: 7.5 ns, 8 ns, 8.5 ns, 10 ns, and 11 ns
- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data inputs and control signals
- Pentium™ or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- JEDEC 100-Pin TQFP and 119-pin PBGA package
- Single +3.3V +10%, -5% power supply
- Power-down snooze mode

### DESCRIPTION

The *ISSI* IS61SF12832 is a high-speed, low-power synchronous static RAM designed to provide a burstable, high-performance, secondary cache for the Pentium™, 680X0™, and PowerPC™ microprocessors. It is organized as 131,072 words by 32 bits, fabricated with *ISSI*'s advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.  $\overline{BW1}$  controls DQa,  $\overline{BW2}$  controls DQb,  $\overline{BW3}$  controls DQc,  $\overline{BW4}$  controls DQd, conditioned by  $\overline{BWE}$  being LOW. A LOW on  $\overline{GW}$  input would cause all bytes to be written.


Bursts can be initiated with either  $\overline{ADSP}$  (Address Status Processor) or  $\overline{ADSC}$  (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally by the IS61SF12832 and controlled by the  $\overline{ADV}$  (burst address advance) input pin.

The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

### FAST ACCESS TIME


Symbol	Parameter	7.5	8	8.5	10	11	Units
tKQ	Clock Access Time	7.5	8	8.5	10	11	ns
tKc	Cycle Time	8.5	10	11	15	20	ns
	Frequency	117	100	90	66	50	MHz

**BLOCK DIAGRAM**



**PIN CONFIGURATION**

**119-pin PBGA (Top View) and 100-Pin TQFP**



**PIN DESCRIPTIONS**

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A16	Synchronous Address Inputs
CLK	Synchronous Clock
$\overline{\text{ADSP}}$	Synchronous Processor Address Status
$\overline{\text{ADSC}}$	Synchronous Controller Address Status
$\overline{\text{ADV}}$	Synchronous Burst Address Advance
$\overline{\text{BW1}}-\overline{\text{BW4}}$	Synchronous Byte Write Enable
$\overline{\text{BWE}}$	Synchronous Byte Write Enable

$\overline{\text{GW}}$	Synchronous Global Write Enable
$\overline{\text{CE}}, \overline{\text{CE2}}, \text{CE2}$	Synchronous Chip Enable
$\overline{\text{OE}}$	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: +3.3V
ZZ	Snooze Enable
GNDq	Isolated Output Buffer Ground

## TRUTH TABLE


Operation	Address Used	$\overline{CE}$	CE2	$\overline{CE2}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	DQ
Deselected, Power-down	None	H	X	X	X	L	X	X	X	High-Z
Deselected, Power-down	None	L	X	H	L	X	X	X	X	High-Z
Deselected, Power-down	None	L	L	X	L	X	X	X	X	High-Z
Deselected, Power-down	None	X	X	H	H	L	X	X	X	High-Z
Deselected, Power-down	None	X	0	X	H	L	X	X	X	High-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	High-Z
Read Cycle, Begin Burst	External	L	H	L	H	0	X	Read	X	High-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	Write	X	High-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	L	Q
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	H	High-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	L	Q
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	H	High-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	Write	X	High-Z
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	Write	X	High-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	L	Q
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	H	High-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	L	Q
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	H	High-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	Write	X	High-Z
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	Write	X	High-Z

## PARTIAL TRUTH TABLE

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	$\overline{BW4}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte 1	H	L	L	H	H	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**INTERLEAVED BURST ADDRESS TABLE (MODE = V<sub>CCQ</sub> or No Connect)**

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**LINEAR BURST ADDRESS TABLE (MODE = GND<sub>Q</sub>)****ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C
P <sub>D</sub>	Power Dissipation	1.6	W
I <sub>OUT</sub>	Output Current (per I/O)	100	mA
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage Relative to GND for I/O Pins	-0.5 to V <sub>CCQ</sub> + 0.3	V
V <sub>IN</sub>	Voltage Relative to GND for for Address and Control Inputs	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>CC</sub>	Voltage on V <sub>CC</sub> Supply Relative to GND	-0.5 to 4.6	V

**Notes:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

**OPERATING RANGE**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	3.3V +10%, -5%
Industrial	-40°C to +85°C	3.3V +10%, -5%

**DC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>** (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	2.4	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CCQ</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.8	V
I <sub>LI</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CCQ</sub> <sup>(2)</sup>	Com. Ind.	-2 2	μA
I <sub>LO</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CCQ</sub> , $\overline{OE} = V_{IH}$	Com. Ind.	-2 2	μA

**POWER SUPPLY CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions		7.5 Max.	8 Max.	8.5 Max.	10 Max.	11 Max.	Unit
I <sub>CC</sub>	AC Operating Supply Current	Device Selected, All Inputs = V <sub>IL</sub> or V <sub>IH</sub> $\overline{OE} = V_{IH}$ , V <sub>CC</sub> = Max. Cycle Time ≥ t <sub>KC</sub> min.	Com. Ind.	350 —	325 345	300 320	275 295	250 270	mA
I <sub>SB</sub>	Standby Current	Device Deselected, V <sub>CC</sub> = Max., All Inputs = V <sub>IH</sub> or V <sub>IL</sub> CLK Cycle Time ≥ t <sub>KC</sub> min.	Com. Ind.	95 —	95 105	95 105	95 105	95 105	mA
I <sub>ZZ</sub>	Power-down Mode Current	ZZ = V <sub>CCQ</sub> Clock Running All Inputs ≤ GND + 0.2V or ≥ V <sub>CC</sub> - 0.2V	Com. Ind.	5 —	5 15	5 15	5 15	5 15	mA

Note:

1. The MODE pin has an internal pullup. This pin may be a No Connect, tied to GND, or tied to V<sub>CCQ</sub>.
2. The MODE pin should be tied to V<sub>CC</sub> or GND. It exhibits ±10 μA maximum leakage current when tied to ≤ GND + 0.2V or ≥ V<sub>CC</sub> - 0.2V.

**CAPACITANCE<sup>(1,2)</sup>**

Symbol	Parameter	Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0V$	5	pF
$C_{OUT}$	Input/Output Capacitance	$V_{OUT} = 0V$	8	pF

**Notes:**

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions:  $T_A = 25^\circ C$ ,  $f = 1\text{ MHz}$ ,  $V_{CC} = 3.3V$ .

**AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2


**AC TEST LOADS**

Figure 1




Figure 2

## READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)


Symbol	Parameter	7.5		8		8.5		10		11		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub>	Clock Frequency	—	117	—	100	—	90	—	66	—	50	MHz
t <sub>CC</sub>	Cycle Time	8.5	—	10	—	11	—	15	—	20	—	ns
t <sub>KH</sub>	Clock High Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>KL</sub>	Clock Low Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>KQ</sub>	Clock Access Time	—	7.5	—	8	—	8.5	—	10	—	11	ns
t <sub>KQX</sub> <sup>(1)</sup>	Clock High to Output Invalid	2	—	2	—	2	—	2	—	2	—	ns
t <sub>KQLZ</sub> <sup>(1,2)</sup>	Clock High to Output Low-Z	0	—	0	—	0	—	0	—	0	—	ns
t <sub>KQHZ</sub> <sup>(1,2)</sup>	Clock High to Output High-Z	2	3.5	2	3.5	2	3.5	2	3.5	2	3.5	ns
t <sub>OEQ</sub>	Output Enable to Output Valid	—	3.5	—	3.5	—	3.5	—	3.5	—	3.5	ns
t <sub>OELZ</sub> <sup>(1,2)</sup>	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	0	—	ns
t <sub>OEHZ</sub> <sup>(1,2)</sup>	Output Disable to Output High-Z	—	3.5	—	3.5	—	3.5	—	3.5	—	3.5	ns
t <sub>AS</sub>	Address Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>SS</sub>	Address Status Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>WS</sub>	Write Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>CES</sub>	Chip Enable Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>AVS</sub>	Address Advance Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>AH</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>WH</sub>	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>AVH</sub>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns

## Note:

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.




READ/WRITE CYCLE TIMING



**WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)**

Symbol	Parameter	7.5		8		8.5		10		11		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CC</sub>	Cycle Time	8.5	—	10	—	11	—	15	—	20	—	ns
t <sub>KH</sub>	Clock High Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>KL</sub>	Clock Low Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>AS</sub>	Address Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>SS</sub>	Address Status Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>WS</sub>	Write Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>DS</sub>	Data In Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>CES</sub>	Chip Enable Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>AVS</sub>	Address Advance Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>AH</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>DH</sub>	Data In Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>WH</sub>	Write Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>AVH</sub>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns

WRITE CYCLE TIMING




**SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	7.5		8		8.5		10		11		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>CC</sub>	Cycle Time	8.5	—	10	—	11	—	15	—	20	—	ns
t <sub>KH</sub>	Clock High Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>KL</sub>	Clock Low Time	3	—	4	—	4.5	—	4.5	—	4.5	—	ns
t <sub>KQ</sub>	Clock Access Time	—	7.5	—	8	—	8.5	—	10	—	11	ns
t <sub>KQX</sub> <sup>(1)</sup>	Clock High to Output Invalid	2	—	2	—	2	—	2	—	2	—	ns
t <sub>KQLZ</sub> <sup>(1,2)</sup>	Clock High to Output Low-Z	0	—	0	—	0	—	0	—	0	—	ns
t <sub>KQHZ</sub> <sup>(1,2)</sup>	Clock High to Output High-Z	2	3.5	2	3.5	2	3.5	2	3.5	2	3.5	ns
t <sub>OEQ</sub>	Output Enable to Output Valid	—	3.5	—	3.5	—	3.5	—	3.5	—	3.5	ns
t <sub>OELZ</sub> <sup>(1,2)</sup>	Output Enable to Output Low-Z	0	—	0	—	0	—	0	—	0	—	ns
t <sub>OEHZ</sub> <sup>(1,2)</sup>	Output Disable to Output High-Z	—	3.5	—	3.5	—	3.5	—	3.5	—	3.5	ns
t <sub>AS</sub>	Address Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>SS</sub>	Address Status Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>CES</sub>	Chip Enable Setup Time	2	—	2	—	2	—	2	—	2	—	ns
t <sub>AH</sub>	Address Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	0.5	—	0.5	—	ns
t <sub>ZZS</sub>	ZZ Standby	2	—	2	—	2	—	2	—	2	—	cyc
t <sub>ZZREC</sub>	ZZ Recovery	2	—	2	—	2	—	2	—	2	—	cyc

**Notes:**

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.

**SNOOZE AND RECOVERY CYCLE TIMING**



**ORDERING INFORMATION****Commercial Range: 0°C to +70°C**

Frequency	Order Part Number	Package
7.5	IS61SF12832-7.5TQ	TQFP
	IS61SF12832-7.5B	PBGA
8	IS61SF12832-8TQ	TQFP
	IS61SF12832-8B	PBGA
8.5	IS61SF12832-8.5TQ	TQFP
	IS61SF12832-8.5B	PBGA
10	IS61SF12832-10TQ	TQFP
	IS61SF12832-10B	PBGA
11	IS61SF12832-11TQ	TQFP
	IS61SF12832-11B	PBGA

**Industrial Range: -40°C to +85°C**

Frequency	Order Part Number	Package
8	IS61SF12832-8TQI	TQFP
8.5	IS61SF12832-8.5TQI	TQFP
10	IS61SF12832-10TQI	TQFP
11	IS61SF12832-11TQI	TQFP


**Integrated Silicon Solution, Inc.**

2231 Lawson Lane  
 Santa Clara, CA 95054  
 Tel: 1-800-379-4774  
 Fax: (408) 588-0806  
 e-mail: sales@issiusa.com  
<http://www.issiusa.com>

# PACKAGING INFORMATION

ISSI

TQFP (Thin Quad Flat Pack Package)  
 Package Code: TQ



Thin Quad Flatpack (TQ)				
Symbol	Millimeters		Inches	
	Min	Max	Min	Max
Ref. Std.				
No. Leads	100			
A1	0.05	0.15	0.002	0.006
A2	1.35	1.45	0.053	0.057
b	0.22	0.38	0.009	0.015
C	0.09	0.20	0.004	0.008
D	13.90	14.10	0.547	0.555
D1	15.90	16.10	0.626	0.634
E	19.90	20.00	0.783	0.791
E1	21.90	22.10	0.862	0.870
e	0.65 BSC		0.026 BSC	
L	0.45	0.75	0.018	0.030
L1	1.00 Nom.		0.039 Nom.	

**Notes:**


1. All dimensioning and tolerancing conforms to ANSI Y14.5M-1982.
2. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 do include mold mismatch and are determined at datum plane -H-.
3. Controlling dimension: millimeters.

Integrated Silicon Solution, Inc.

PK13197TQ Rev. B 01/31/97

9004404 0000555 828

Plastic Ball Grid Array  
 Package Code: B



Plastic Ball Grid Array (B)		
Millimeters		
Symbol	Min	Max
Ref. Std.		
No. Leads	119	
A	—	2.41
A1	0.50	0.70
A2	0.80	1.00
A3	1.30	1.70
A4	0.56 BSC	
b	0.60	0.90
D	21.80	22.20
D1	20.32 BSC	
D2	19.40	19.60
E	13.80	14.20
E1	7.62 BSC	
E2	11.90	12.10
e	1.27 BSC	