

FAST CMOS OCTAL REGISTERED TRANSCEIVER

PRELIMINARY IDT 54/74FCT543 IDT 54/74FCT543A


FEATURES:

- IDT54/74FCT543 equivalent to FAST [™] speed;
 IDT54/74FCT543A is 25% faster than FAST [™]
- Equivalent to FAST[™] output drive over full temperature and voltage supply extremes
- Ioi = 64mA (commercial), 48mA (military)
- 8-bit octal latched transceiver
- Separate controls for data flow in each direction
- Back-to-back latches for storage
- CMOS power levels (5µW typ. static)
- Substantially lower input current levels than FAST [™] (5µA max.)
- TTL input and output level compatible
- CMOS output level compatible
- Product available in Radiation Tolerant and Enhanced versions
- Military product compliant to MIL-STD-883, Class B

DESCRIPTION:


The IDT54/74FCT543 and IDT54/74FCT543A are non-inverting octal transceivers built using advanced CEMOS $^{\text{TM}}$, a dual metal CMOS technology. These devices contain two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (ČEAB) input must be LOW in order to enter data from A_0 – A_7 or to take data from B_0 – B_7 , as indicated in the Truth Table. With ČEAB LOW, a LOW signal on the A-to-B Latch Enable (ČEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With ČEAB and ÕEAB both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the ČEBA, LEBA and ÕEBA inputs.


FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of Fairchild Semiconductor Co.

PIN CONFIGURATIONS





LOGIC SYMBOL



-	J	<u> </u>	J	١ ـ	
	LEAB	CEAB	CEBA	LEBA	
	Ao			Во	<u> </u>
_	A ₁			В	<u> </u>
	A ₂			B ₂	├──
	A ₃			B_3	<u> </u>
	A ₄ A ₅ A ₆			B ₄	
	A ₅			B ₅	
	A ₆			В6	├
	A ₇			B ₇	
—	OEB/	٩		OEAB	þ—–
					,

TRUTH TABLE For A-TO-B (Symmetric with B-TO-A)

INPUTS			LATCH STATUS	OUTPUT BUFFERS
CEAB	LEAB	OEAB	A-TO-B	B ₀ -B ₇
н	х	х	Storing	High Z
×	Н	-	Storing	-
×	-	Н	-	High Z
L	L	L	Transparent	Current A Inputs
L	н	L	Storing	Previous* A Inputs

- * Before LEAB LOW-to-HIGH Transition
- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial

A-to-B data flow shown: B-to-A flow control is the same, except using CEBA, LEBA and OEBA

PIN DESCRIPTIONS

PIN NAMES	DESCRIPTION
OEAB.	A-to-B Output Enable Input (Active LOW)
OEBA	B-to-A Output Enable Input (Active LOW)
CEAB	A-to-B Enable Input (Active LOW)
CEBA	B-to-A Enable Input (Active LOW)
CEAB	A-to-B Latch Enable Input (Active LOW)
LEBA	B-to-A Latch Enable Input (Active LOW)
A ₀ -A ₇	A-to-B Data Inputs or B-to-A 3-State Outputs
B ₀ -B ₇	B-to-A Data Inputs or A-to-B 3-State Outputs

ARSOLUTE MAXIMUM RATINGS (1)

ABSOLUTE MAXIMUM HATINGS										
SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT						
V _{TERM} (2)	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>						
V _{TERM} (3)	Terminal Voltage with Respect to GND	-0.5 to V _{CC}	-0.5 to V _{CC}	>						
TA	Operating Temperature	0 to +70	-55 to + 125	°C						
T _{BIAS}	Temperature Under Bias	-55 to + 125	-65 to + 135	ç						
T _{STG}	Storage Temperature	-55 to + 125	-65 to + 150	ô						
P _T	Power Dissipation	0.5	0.5	W						
lout	DC Output Current	100	100	mA						

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2. Input and Voc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (Ta = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER(1)	CONDITIONS	TYP.	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	10	рF
C _{I/O}	I/O Capacitance	V _{OUT} = 0V	8	12	pF

NOTE:

This parameter is guaranteed by characterization data and not tested.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

 $V_{LC} = 0.2V; V_{HC} = V_{CC} - 0.2V$ Commercial: $T_A = 0^{\circ}C$ to $+70^{\circ}C; V_{CC} = 5.0V \pm 5\%$

Military: $T_A = -55^{\circ}C$ to $+125^{\circ}C$; $V_{CC} = 5.0V \pm 10\%$

SYMBOL	PARAMETER	TE	TEST CONDITIONS (1)				UNIT
V _{IH}	Input HIGH Level	Guaranteed Logic Hi	Guaranteed Logic High Level				٧
V _{IL}	Input LOW Level	Guaranteed Logic Lo	Guaranteed Logic Low Level				٧
ı lı	Input HIGH Current		V _I = V _{CC}	_	_	5	
hн	H (Except I/O pins)	y - May	V ₁ = 2.7V		_	5(4)	
	Input LOW Current	V _{CC} = Max.	$V_1 = 0.5V$	_	-	-5 ⁽⁴⁾	μA
I _{IL}	(Except I/O pins)		V _I = GND		_	-5	
l _{tH}	Input HIGH Currents		V _I = V _{CC}			15	
ראוי	I _{IL} (I/O pins only) V _{CC} = Max. I _{IL} (I/O pins only)		V ₁ = 2.7V	_	_	15 ⁽⁴⁾	
t		VCC - WAX.	V _j = 0.5V	_	_	-15 ⁽⁴⁾	μA
41.			V _I = GND	_	_	-15	
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _N = -1	-	-0.7	-1.2	٧	
los	Short Circuit Current	$V_{CC} = Max^{(3)}, V_O =$	$V_{CC} = Max^{(3)}, V_O = GND$				mA
		$V_{CC} = 3V$, $V_{IN} = V_{LC}$	or V _{HC} , I _{OH} = -32 μA	V _{HC}	V _{cc}	Į	
V	Output HIGH Voltage	14 481-	1он = -300µА	VHC	Vcc	_	v
VOH	Output nigh voltage	$V_{CC} = Min.$ $V_{IN} = V_{IH} \text{ or } V_{II}$	I _{OH} = -12mA MIL.	2.4	4.3	-	,
			IOH = -15mA COM'L.	2.4	4.3	,	
		$V_{CC} = 3V. V_{IN} = V_{LC}$	V _{CC} = 3V, V _{IN} = V _{LC} or V _{HC} , I _{OL} = 300µA		GND	V _{LC}	
	Output LOW Voltage	V _{CC} = Min.	1 _{OL} = 300µA	_	GND	VLC	l v
V _{OL}	Output COW Vollage	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48mA MIL.(5)	_	0.3	0.55	
			IoL = 64mA COM'L(5)	_	0.3	0.55	

NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
 Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- 4. This parameter is guaranteed but not tested.
- These are maximum lo_L values per output, for 8 outputs turned on simultaneously. Total maximum to_L (all outputs) is 512mA for commercial and 384mA for military. Derate lo_L for number of outputs exceeding 8 turned on simultaneously.

POWER SUPPLY CHARACTERISTICS

 $V_{10} = 0.2V$; $V_{40} = V_{00} - 0.2V$

SYMBOL	PARAMETER	TEST CONDI	TIONS (1)	MIN.	TYP. ⁽²⁾	MAX.	UNIT
Icc	Quiescent Power Supply Current	$V_{CC} = Max.$ $V_{IN} \ge V_{HC}; V_{IN} \le V_{LC}$ $f_{CP} = f_{1} = 0$		_	0.001	1.5	mA
Δι _{cc}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		_	0.5	2.0	mA
l _{ccp}	Dynamic Power Supply Current ⁽⁴⁾	V _{CC} = Max. Outputs Open CEAB & OEAB = GND CEBA = V _{CC} One Input Toggling 50% Duty Cycle	V _{IN} ≥ V _{HC} V _{IN} ≤ V _{LC}	-	0.15	0.25	mA/ MHz
(c	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle CEAB & OEAB = GND	$V_{IN} \ge V_{HC}$ $V_{IN} \le V_{LC}$ (FCT)	_	1.5	4.0	,
		CEBA = V _{CC} f _{CP} = LEAB = 10MHz One Bit Toggling at f _t = 5MHz 50% Duty Cycle	$V_{IN} = 3.4V \text{ or}$ $V_{IN} = GND$	_	2.0	6.0	mA
		V _{CC} = Max. Outputs Open f _{CP} = 10MHz 50% Duty Cycle CEAB & OEAB = GND	$V_{IN} \geq V_{HC}$ $V_{IN} \leq V_{LC}$ (FCT)		3.75	12.75 ⁽⁵⁾	
		CEBA = V _{CC} f _{CP} = LEAB = 10MHz Eight Bits Toggling at f ₁ = 5MHz 50% Duty Cycle	$V_{IN} = 3.4V \text{ or } V_{IN} = \text{GND}$	_	6.0	21.75 ⁽⁵⁾	

NOTES:

- 1. For conditions shown as max, or min., use appropriate value specified under Electrical Characteristics for the applicable device type

- Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
 Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
 This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- values for these conditions are examples of the I $_{C}$ = I $_{OUESCENT}$ + I $_{INPUTS}$ + I $_{DYNAMIC}$ I $_{C}$ = I $_{CC}$ + Δ I $_{CC}$ D $_{H}$ N $_{T}$ + I $_{CCD}$ (f $_{CP}$ /2 + f, N $_{I}$) I $_{CC}$ = Quiescent Current
- ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)
- D_H = Duty Cycle for TTL Inputs High
- N_T = Number of TTL Inputs at D_H
- I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
- f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
- f = Input Frequency
- N₁ = Number of Inputs at f
- All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

				IDT5	4/74FC1	T543			IDT5	4/74FC1	543A		UNIT
SYMBOL	PARAMETER	CONDITION(1)		CO	M'L.	М	IL.		co	M'L.	М	L	
			TYP. ⁽³⁾	MIN. ⁽²⁾	MAX.	MIN. ⁽²⁾	MAX.	TYP.(3)	MIN. ⁽²⁾	(2) MAX. MIN. ⁽²⁾ MAX.	1		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n		5.0	2.5	8.5	2.5	10.0	1	25	6.5	2.5	7 .5	ns
t _{PLH} t _{PHL}	Propagation Delay LEBA to A _n , LEAB to B _n		8.5	2.5	12.5	2.5	14.0	1	2.5	8	2.5	9	ns
EPZH t _{PZL}	Output Enable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn		7.0	2.0	12.0	2.0	14.0	~	2	9 :	2	10	ns
t _{PHZ}	Output Disable Time OEBA or OEAB to An or Bn CEBA or CEAB to An or Bn	$C_L = 50pF$ $R_L = 500\Omega$	5.5	2.0	9.0	2.0	13.0	-	2	7.5	2	8.5	ns
t _{SU}	Set-up Time, HIGH or LOW A _n or B _n to LEBA or LEAB		_	3.0	-	3.0	-	_	2	-	2	-	ns
t _H	Hold Time, HIGH or LOW A _n or B _n to LEBA or LEAB		_	2.0		2.0	_	-	2	-	2	-	ns

NOTES:

- 1. See test circuit and waveforms.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Typical values are at $V_{CC} = 5.0V$, $+25^{\circ}C$ ambient and maximum loading.

CMOS TESTING CONSIDERATIONS

Special test board considerations must be taken into account when applying high-speed CMOS products to the automatic test environment. Large output currents are being switched in very short periods and proper testing demands that test set-ups have minimized inductance and guaranteed zero voltage grounds. The techniques listed below will assist the user in obtaining accurate testing results:

- All input pins should be connected to a voltage potential during testing. If left floating, the device may oscillate, causing improper device operation and possible latchup.
- 2) Placement and value of decoupling capacitors is critical. Each physical set-up has different electrical characteristics and it is recommended that various decoupling capacitor sizes be experimented with. Capacitors should be positioned using the
- minimum lead lengths. They should also be distributed to decouple power supply lines and be placed as close as possible to the DUT power pins.
- 3) Device grounding is extremely critical for proper device testing. The use of multi-layer performance boards with radial decoupling between power and ground planes is necessary. The ground plane must be sustained from the performance board to the DUT interface board and wiring unused interconnect pins to the ground plane is recommended. Heavy gauge stranded wire should be used for power wiring, with twisted pairs being recommended for minimized inductance.
- 4) To guarantee data sheet compliance, the input thresholds should be tested per input pin in a static environment. To allow for testing and hardware-induced noise, it may be necessary to use V_{IL} ≤ 0V and V_{IH} ≥ 3V for ATE testing purposes.

ORDERING INFORMATION

