

# IS61LP12832 IS61LP12836



## 128K x 32, 128K x 36 SYNCHRONOUS PIPELINED STATIC RAM

PRELIMINARY INFORMATION  
SEPTEMBER 2001

### FEATURES

- Internal self-timed write cycle
- Individual Byte Write Control and Global Write
- Clock controlled, registered address, data and control
- Linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Common data inputs and data outputs
- JEDEC 100-Pin TQFP and 119-pin PBGA package
- Single +3.3V, +10%, -5% power supply
- Power-down snooze mode
- 2.5V I/O supply voltage
- Industrial temperature available

### DESCRIPTION

The *ISSI* IS61LP12832 and IS61LP12836 is a high-speed synchronous static RAM designed to provide a burstable, high-performance memory for high speed networking and communication applications. It is organized as 131,072 words by 32 bits and 36 bits, fabricated with *ISSI*'s advanced CMOS technology. The device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input.

Write cycles are internally self-timed and are initiated by the rising edge of the clock input. Write cycles can be from one to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.  $\overline{BW1}$  controls  $DQa$ ,  $\overline{BW2}$  controls  $DQb$ ,  $\overline{BW3}$  controls  $DQc$ ,  $\overline{BW4}$  controls  $DQd$ , conditioned by  $\overline{BWE}$  being LOW. A LOW on  $\overline{GW}$  input would cause all bytes to be written.

Bursts can be initiated with either  $\overline{ADSP}$  (Address Status Processor) or  $\overline{ADSC}$  (Address Status Cache Controller) input pins. Subsequent burst addresses can be generated internally and controlled by the  $\overline{ADV}$  (burst address advance) input pin.


The mode pin is used to select the burst sequence order, Linear burst is achieved when this pin is tied LOW. Interleave burst is achieved when this pin is tied HIGH or left floating.

### FAST ACCESS TIME


Symbol	Parameter	-200	-166	-133	Units
tkQ	Clock Access Time	3.1	3.5	4	ns
tkc	Cycle Time	5	6	7.5	ns
	Frequency	200	166	133	MHz

This document contains PRELIMINARY INFORMATION data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.

BLOCK DIAGRAM



PIN CONFIGURATION




PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A16	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BW1-BW4	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

$\overline{GW}$	Synchronous Global Write Enable
$\overline{CE}$ , $\overline{CE2}$ , CE2	Synchronous Chip Enable
$\overline{OE}$	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: 2.5V
ZZ	Snooze Enable

PIN CONFIGURATION



PIN DESCRIPTIONS

A0, A1	Synchronous Address Inputs. These pins must tied to the two LSBs of the address bus.
A2-A16	Synchronous Address Inputs
CLK	Synchronous Clock
ADSP	Synchronous Processor Address Status
ADSC	Synchronous Controller Address Status
ADV	Synchronous Burst Address Advance
BW1-BW4	Individual Byte Write Enable
BWE	Synchronous Byte Write Enable

GW	Synchronous Global Write Enable
CE, CE2, CE2	Synchronous Chip Enable
OE	Output Enable
DQa-DQd	Synchronous Data Input/Output
MODE	Burst Sequence Mode Selection
Vcc	+3.3V Power Supply
GND	Ground
Vccq	Isolated Output Buffer Supply: 2.5V
ZZ	Snooze Enable
DQPa-DQPd	Parity Data I/O

**TRUTH TABLE**

Operation	Address Used	$\overline{CE}$	CE2	$\overline{CE2}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{WRITE}$	$\overline{OE}$	DQ	ZZ
Deselected, Power-down	None	H	X	X	X	L	X	X	X	High-Z	L
Deselected, Power-down	None	L	X	H	L	X	X	X	X	High-Z	L
Deselected, Power-down	None	L	L	X	L	X	X	X	X	High-Z	L
Deselected, Power-down	None	X	X	H	H	L	X	X	X	High-Z	L
Deselected, Power-down	None	X	L	X	H	L	X	X	X	High-Z	L
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	Q	L
Read Cycle, Begin Burst	External	L	H	L	H	L	X	Read	X	Q	L
Write Cycle, Begin Burst	External	L	H	L	H	L	X	Write	X	D	L
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	L	Q	L
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	Read	H	High-Z	L
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	L	Q	L
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	Read	H	High-Z	L
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	Write	X	D	L
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	Write	X	D	L
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	L	Q	L
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	Read	H	High-Z	L
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	L	Q	L
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	Read	H	High-Z	L
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	Write	X	D	L
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	Write	X	D	L
Snooze Mode	—	X	X	X	X	X	X	X	X	High-Z	H


**PARTIAL TRUTH TABLE**

Function	$\overline{GW}$	$\overline{BWE}$	$\overline{BW1}$	$\overline{BW2}$	$\overline{BW3}$	$\overline{BW4}$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write Byte 1	H	L	L	H	H	H
Write All Bytes	H	L	L	L	L	L
Write All Bytes	L	X	X	X	X	X

**INTERLEAVED BURST ADDRESS TABLE (MODE = V<sub>CC</sub> or No Connect)**

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

**LINEAR BURST ADDRESS TABLE (MODE = GND)**



**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Parameter	Value	Unit
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	°C
P <sub>D</sub>	Power Dissipation	1.6	W
I <sub>OUT</sub>	Output Current (per I/O)	100	mA
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage Relative to GND for I/O Pins	-0.5 to V <sub>CCQ</sub> + 0.5	V
V <sub>IN</sub>	Voltage Relative to GND for Address and Control Inputs	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>CC</sub>	Voltage on V <sub>CC</sub> Supply Relative to GND	-0.5 to 4.6	V

**Notes:**

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

**OPERATING RANGE**

Range	Ambient Temperature	V <sub>cc</sub>	V <sub>ccq</sub>
Commercial	0°C to +70°C	3.3V, +10%, -5%	2.5V ±5%
Industrial	-40°C to +85°C	3.3V, +10%, -5%	2.5V ±5%

**POWER SUPPLY CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions		-200 Max.	-166 Max.	-133 Max.	Unit
I <sub>cc</sub>	AC Operating Supply Current	Device Selected,	Com.	300	290	230	mA
		All Inputs = V <sub>IL</sub> or V <sub>IH</sub> OE = V <sub>IH</sub> , V <sub>cc</sub> = Max. Cycle Time ≥ t <sub>kc</sub> min.	Ind.	310	300	240	mA
I <sub>SB</sub>	Standby Current TTL	Device Deselected,	Com.	70	70	70	mA
		V <sub>cc</sub> = Max., All Inputs = V <sub>IH</sub> or V <sub>IL</sub> CLK Cycle Time ≥ t <sub>kc</sub> min.	Ind.	80	80	80	mA
I <sub>zz</sub>	Power-down Mode Current	ZZ = V <sub>cc</sub>	Com.	15	15	15	mA
		Clock Running All Inputs ≤ GND + 0.2V or ≥ V <sub>cc</sub> - 0.2V	Ind.	20	20	20	mA

**Notes:**

1. The MODE pin has an internal pullup. This pin may be a No Connect, tied to GND, or tied to V<sub>cc</sub>.
2. The MODE pin could be tied to V<sub>cc</sub> or GND. It exhibits ±10 μA maximum leakage current when tied to ≤ GND + 0.2V or ≥ V<sub>cc</sub> - 0.2V.

**DC ELECTRICAL CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	2.0	—	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.0 mA	—	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		1.7	V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3	0.7	V
I <sub>LI</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>cc</sub>	-1	1	μA
I <sub>LO</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>ccq</sub> , Outputs disabled	-1	1	μA

**CAPACITANCE**<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	6	pF
C <sub>OUT</sub>	Input/Output Capacitance	V <sub>OUT</sub> = 0V	8	pF

**Notes:**

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 3.3V.

**2.5V I/O AC TEST CONDITIONS**

Parameter	Unit
Input Pulse Level for Input Pins	0V to 3.0V
Input Pulse Level for I/O Pins	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input Timing Reference Level	1.5V
I/O Timing Reference Level	1.25V
Output Load	See Figures 1 and 2

**I/O OUTPUT LOAD EQUIVALENT**




Figure 1




Figure 2




**READ/WRITE CYCLE SWITCHING CHARACTERISTICS (Over Operating Range)**

Symbol	Parameter	-200		-166		-133		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX</sub> <sup>(3)</sup>	Clock Frequency	—	200	—	166	—	133	MHz
t <sub>KC</sub> <sup>(3)</sup>	Cycle Time	5	—	6	—	7.5	—	ns
t <sub>KH</sub>	Clock High Time	2	—	2.4	—	2.8	—	ns
t <sub>KL</sub> <sup>(3)</sup>	Clock Low Time	2	—	2.4	—	2.8	—	ns
t <sub>KQ</sub> <sup>(3)</sup>	Clock Access Time	—	3.1	—	3.5	—	4	ns
t <sub>KQX</sub> <sup>(1)</sup>	Clock High to Output Invalid	1	—	1.5	—	1.5	—	ns
t <sub>KQLZ</sub> <sup>(1,2)</sup>	Clock High to Output Low-Z	0	—	0	—	0	—	ns
t <sub>KQHZ</sub> <sup>(1,2)</sup>	Clock High to Output High-Z	1.5	2.8	1.5	3.5	1.5	3.5	ns
t <sub>OEQ</sub> <sup>(3)</sup>	Output Enable to Output Valid	—	2.8	—	3.5	—	3.8	ns
t <sub>OEQX</sub> <sup>(1)</sup>	Output Disable to Output Invalid	0	—	0	—	0	—	ns
t <sub>OELZ</sub> <sup>(1,2)</sup>	Output Enable to Output Low-Z	0	—	0	—	0	—	ns
t <sub>OEHZ</sub> <sup>(1,2)</sup>	Output Disable to Output High-Z	0	2.8	1.5	3.5	1.5	3.8	ns
t <sub>AS</sub> <sup>(3)</sup>	Address Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SS</sub> <sup>(3)</sup>	Address Status Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>WS</sub> <sup>(3)</sup>	Write Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>CES</sub> <sup>(3)</sup>	Chip Enable Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>AVS</sub> <sup>(3)</sup>	Address Advance Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>AH</sub> <sup>(3)</sup>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub> <sup>(3)</sup>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>WH</sub> <sup>(3)</sup>	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub> <sup>(3)</sup>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>AVH</sub> <sup>(3)</sup>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns

**Note:**

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.
3. Tested with load in Figure 1.

READ/WRITE CYCLE TIMING




**WRITE CYCLE SWITCHING CHARACTERISTICS** (Over Operating Range)

Symbol	Parameter	-200		-166		-133		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>KC</sub> <sup>(1)</sup>	Cycle Time	5	—	6	—	7	—	ns
t <sub>KH</sub> <sup>(1)</sup>	Clock High Time	2.0	—	2.4	—	2.8	—	ns
t <sub>KL</sub> <sup>(1)</sup>	Clock Low Time	2.0	—	2.4	—	2.8	—	ns
t <sub>AS</sub> <sup>(1)</sup>	Address Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SS</sub> <sup>(1)</sup>	Address Status Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>WS</sub> <sup>(1)</sup>	Write Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>DS</sub> <sup>(1)</sup>	Data In Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>CES</sub> <sup>(1)</sup>	Chip Enable Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>AVS</sub> <sup>(1)</sup>	Address Advance Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>AH</sub> <sup>(1)</sup>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub> <sup>(1)</sup>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>DH</sub> <sup>(1)</sup>	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>WH</sub> <sup>(1)</sup>	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub> <sup>(1)</sup>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>AVH</sub> <sup>(1)</sup>	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns

**Note:**

1. Tested with load in Figure 1.

WRITE CYCLE TIMING



**SNOOZE AND RECOVERY CYCLE SWITCHING CHARACTERISTICS**


(Over Operating Range)

Symbol	Parameter	-200		-166		-133		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>KC</sub> <sup>(3)</sup>	Cycle Time	5	—	6	—	7.5	—	ns
t <sub>KH</sub> <sup>(3)</sup>	Clock High Time	2	—	2.4	—	2.8	—	ns
t <sub>KL</sub> <sup>(3)</sup>	Clock Low Time	2	—	2.4	—	2.8	—	ns
t <sub>KQ</sub> <sup>(3)</sup>	Clock Access Time	—	3.1	—	3.5	—	4	ns
t <sub>KQX</sub> <sup>(1)</sup>	Clock High to Output Invalid	1	—	1.5	—	1.5	—	ns
t <sub>KQLZ</sub> <sup>(1,2)</sup>	Clock High to Output Low-Z	0	—	0	—	0	—	ns
t <sub>KQHZ</sub> <sup>(1,2)</sup>	Clock High to Output High-Z	1.5	2.8	1.5	3.5	1.5	3.5	ns
t <sub>OEQ</sub> <sup>(3)</sup>	Output Enable to Output Valid	—	2.8	—	3.5	—	3.8	ns
t <sub>OEQX</sub> <sup>(1)</sup>	Output Disable to Output Invalid	0	—	0	—	0	—	ns
t <sub>OELZ</sub> <sup>(1,2)</sup>	Output Enable to Output Low-Z	0	—	0	—	0	—	ns
t <sub>OEHZ</sub> <sup>(1,2)</sup>	Output Disable to Output High-Z	2	2.8	2	3.5	1.5	3.8	ns
t <sub>AS</sub> <sup>(3)</sup>	Address Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>SS</sub> <sup>(3)</sup>	Address Status Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>CES</sub> <sup>(3)</sup>	Chip Enable Setup Time	1.5	—	1.5	—	1.5	—	ns
t <sub>AH</sub> <sup>(3)</sup>	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>SH</sub> <sup>(3)</sup>	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>CEH</sub> <sup>(3)</sup>	Chip Enable Hold Time	0.5	—	0.5	—	0.5	—	ns
t <sub>ZZS</sub>	ZZ Standby	2	—	2	—	2	—	cyc
t <sub>ZZREC</sub>	ZZ Recovery	2	—	2	—	2	—	cyc

**Notes:**

1. Guaranteed but not 100% tested. This parameter is periodically sampled.
2. Tested with load in Figure 2.
3. Tested with load in Figure 1.

**SNOOZE AND RECOVERY CYCLE TIMING**



**ORDERING INFORMATION**

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
200 MHz	IS61LP12832-200TQ	TQFP
	IS61LP12832-200B	PBGA
166 MHz	IS61LP12832-166TQ	TQFP
	IS61LP12832-166B	PBGA
133 MHz	IS61LP12832-133TQ	TQFP
	IS61LP12832-133B	PBGA

**Commercial Range: 0°C to +70°C**

Speed	Order Part Number	Package
200 MHz	IS61LP12836-200TQ	TQFP
	IS61LP12836-200B	PBGA
166 MHz	IS61LP12836-166TQ	TQFP
	IS61LP12836-166B	PBGA
133MHz	IS61LP12836-133TQ	TQFP
	IS61LP12836-133B	PBGA

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
200 MHz	IS61LP12832-200TQI	TQFP
	IS61LP12832-200BI	PBGA
166 MHz	IS61LP12832-166TQI	TQFP
	IS61LP12832-166BI	PBGA
133 MHz	IS61LP12832-133TQI	TQFP
	IS61LP12832-133BI	PBGA

**Industrial Range: -40°C to +85°C**

Speed	Order Part Number	Package
200 MHz	IS61LP12836-200TQI	TQFP
	IS61LP12836-200BI	PBGA
166 MHz	IS61LP12836-166TQI	TQFP
	IS61LP12836-166BI	PBGA
133 MHz	IS61LP12836-133TQI	TQFP
	IS61LP12836-133BI	PBGA



***Integrated Silicon Solution, Inc.***

2231 Lawson Lane  
Santa Clara, CA 95054  
Tel: 1-800-379-4774  
Fax: (408) 588-0806  
E-mail: sales@issi.com  
[www.issi.com](http://www.issi.com)