High-Speed Bus Transceivers With Parity Generator/Checker

- Parity-Error-Flag Open-Drain Output
- Register for Storage of the Parity-Error Flag
- Inputs are TTL-Voltage Compatible
- Flow-Through Architecture Optimizes PCB Lavout
- Center-Pin V<sub>CC</sub> and GND Configurations
   Minimize High-Speed Switching Noise
- EPIC<sup>1\*</sup> (Enhanced-Performance Implanted CMOS) 1-um Process
- 500-mA Typical Latch-Up immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description


The 'ACT11853 is an 8-bit to 9-bit parity transceiver designed for two-way communication between data buses. When data is transmitted from the A bus to the B bus, a parity bit is generated. When data is transmitted from the B bus to the A bus with its corresponding parity bit, the ERR output will indicate whether or not an error in the B data has occurred. The output-enable inputs OEA and OEB can be used to disable the device so that the buses are effectively isolated.

A 9-bit parity generator/checker generates a parity-odd output (PARITY) and monitors the


parity of the I/O ports with an open-drain parity-error flag (ERR). ERR can be either passed, sampled, stored, or cleared from the latch using the LE and CLR control inputs. The error flag register is cleared with a low pulse on the CLR input. When both OEA and OEB are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced error condition that gives the designer more system diagnostic capability.

The 54ACT11853 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The 74ACT11853 is characterized for operation from  $-40^{\circ}$ C to 85°C.

54ACT11853 ... JT PACKAGE
74ACT11853 ... DW OR NT PACKAGE
(TOP VIEW)
PARITY 1 28 OEA




54ACT11853 . . . FK PACKAGE



EPIC is a trademark of Texas Instruments Incorporated.




### logic symbol†



 $<sup>^\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984. Pin numbers shown are for DW, JT, and NT packages.

# PRODUCT PREVIEW

# logic diagram (positive logic)



#### **FUNCTION TABLE**

	INPUTS					OUTPUT AND I/O				
ŌĒB	OEA	CLA	LE	Al Σ of H's	Bi <sup>†</sup> Σof H's	A	В	PARITY	ERR‡	FUNCTION
L	н	х	х	Odd Even	NA	NA	Α	H	NA	A data to B bus and Generate Parity
н	L	Х	L	NA	Odd Even	В	NA	NA	H	B Data to A Bus and Check Parity
Н	L	Н	Н	NA	×	Х	NA	NA	NC	Store Error Flag
X	×	L	Н	Х	х	Х	NA	NA	Н	Clear Error Flag Register
н	н	H L X	HHLL	X X L Odd H Even	x	z	z	z	rit 3	Isolation <sup>§</sup> (Parity check)
L	L	х	×	Odd Even	NA	NA	Α	H L	NA	A Data to B Bus and Generate Inverted Parity


NA = Not applicable, NC = No change, X = Don't care

<sup>†</sup> Summation of high-level inputs includes PARITY along with Bi inputs.

Output states shown assume the ERR output was previously high.

<sup>§</sup> In this mode, the ERR output, when enabled, shows inverted parity of the A bus.

## error-flag waveforms



#### ERROR FLAG FUNCTION TABLE

INPUTS		INTERNAL TO DEVICE	OUTPUT PRE-STATE	OUTPUT	FUNCTION	
LE	CLR	POINT "P"	ERR <sub>n-1</sub> †	ERR		
L	L	L H	х	L H	PASS	
L	н	L X H	X L H	L L H	SAMPLE	
Н	L	X	X	Н	CLEAR	
Н	н	x	L H	L H	STORE	

† ERRn-1 represents the state of the ERR output before any changes at CLR, LE, or point P.

## 54ACT11853, 74ACT11853 8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS

D3474, MARCH 1990-REVISED OCTOBER 1990

# 

Continuous output current,  $I_O$  ( $V_O$  = 0 to  $V_{CC}$ )  $\pm$  50 mA Continuous current through  $V_{CC}$  or GND pins  $\pm$  200 mA Storage temperature range  $-65^{\circ}$ C to 150°C

#### NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### recommended operating conditions

		54.	54ACT11853			74ACT11853		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
vcc	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧
VIH	High-level input voltage	2		Ī	2			٧
٧ <sub>IL</sub>	Low-level input voltage			0.8			8.0	٧
VI	Input voltage	0		Vcc	0		Vcc	٧
Vo	Output voltage	0		Vcc	0		Vcc	V
ПОН	High-level output current			24			- 24	mA
<sup>1</sup> OL	Low-level output current			24			24	mA
Δ1/Δν	Input transition rise or fall rate	0		10	0		10	ns/V
TA	Operating free-air temperature	- 55		125	- 40		85	°C



<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

D3474, MARCH 1990-REVISED OCTOBER 1990

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			I	Ť,	A = 25°0	;	54ACT	11853	74ACT11853		
	PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		ΙΟΗ = – 50 μΑ	4.5 V	4.4			4.4		4.4		
			5.5 V	5.4			5.4		5.4		
	All outputs except		4.5 V	3.94			3.7		3.8		
$\Lambda$ OH	ERR	I <sub>OH</sub> = 24 mA	5.5 V	4.94			4.7		4.B		V
		IOH = - 50 mA†	5.5 V				3.85				
		I <sub>OH</sub> = 75 mA <sup>†</sup>	5.5 V						3.85		
			4.5 V			0.1		0.1		0.1	
		IOL = 50 µA	5.5 V			0.1		0.1		0.1	\ \ \
			4.5 V			0.36		0.5		0.44	
$\Lambda^{O\Gamma}$		I <sub>OL</sub> = 24 mA	5.5 V			0.36		0.5		0.44	
		I <sub>OL</sub> = 50 mA†	5.5 V					1.65			
		IOL = 75 mA†	5.5 V							1.65	
ΙĮ	OEA, OEB, LE, and CLR	VI = VCC or GND	5.5 V			± 0.1	_	± 1		± 1	μΑ
loz	A or B ports, PARITY‡	VO = VCC or GND	5.5 V			± 0.5		± 10		± 5	μА
lcc	·•	VI = VCC or GND, IO = 0	5.5 V			8		160		80	μΑ
ΔICC	i	One input at 3.4 V, Other inputs at GND or VCC	5.5 V			0.9		1		1	mA
Ci	OEA, OEB, LE, and CLR	VI = VCC or GND	5 V		4.5						
Cio	A or B ports, PARITY	VO = VCC or GND	5 V		12						рF

Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Note 2)

			TA = 25°C		54ACT11853		74ACT	UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	UNII
tw		LE high	5		5		5		
	Pulse duration	LE low	5		5		5		ns
		CLR low	5		5		5		
t <sub>su</sub>	Setup time, before LE↓	Bi and PARITY	14		14		14		
	Setup time, before CE‡	CLR inactive	2		2		2		ns
th	Hold time, Bi and PARITY after LE.		0		0		0		ns

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER		TYP	UNIT		
			A to B		87	
Cpd		Outputs enabled	B to A	C <sub>L</sub> = 50 pF, f = 1 MHz	60	pF
	Power dissipation capacitance per transceiver	Outputs disabled	A to B		28	
			B to A		8	



<sup>‡</sup> For I/O ports, the parameter IOZ includes the input leakage current.

<sup>§</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V to VCC.