


**Advance Information/
Preliminary Data****High-Speed CMOS Logic****8-Input Multiplexer; 3-State****Type Features:**

- Selects one of eight binary data inputs
- 3-state output capability
- True and complement outputs
- Typical (data to output) propagation delay of 14 ns @ $V_{cc}=5$ V, $C_L=15$ pF, $T_A=-25^\circ C$

Family Features:

- **Fanout (Over Temperature Range):**
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- **Wide Operating Temperature Range:**
CD74HC/HCT: -40 to +85°C
- **Balanced Propagation Delay and Transition Times**
- **Significant Power Reduction Compared to LSTTL Logic ICs**
- **Alternate Source is Philips/Signetics**
- **CD54HC/CD74HC Types:**
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{cc} ; @ $V_{cc} = 5$ V
- **CD54HCT/CD74HCT Types:**
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
CMOS Input Compatibility
 $I_i \leq 1 \mu A$ @ V_{OL}, V_{OH}

The RCA-CD54/74HC251 and CD54/74HCT251 are 8-channel digital multiplexers with 3-state outputs, fabricated with high-speed silicon-gate CMOS technology. Together with the low power consumption of standard CMOS integrated circuits, they possess the ability to drive 10 LSTTL loads. The 3-state feature makes them ideally suited for interfacing with bus lines in a bus-oriented system.

This multiplexer features both true (Y) and complement (\bar{Y}) outputs as well as an output enable (\overline{OE}) input. The \overline{OE} must be at a low logic level to enable this device. When the \overline{OE} input is high, both outputs are in the high-impedance state. When enabled, address information on the data select inputs determines which data input is routed to the Y and \bar{Y} outputs. The CD54/74HCT251 logic family is speed, function, and pin-compatible with the standard 54LS/74LS251.

The CD54HC251 and CD54HCT251 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC251 and CD74HCT251 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

CD54/74HC251

CD54/74HCT251




Fig. 3 - Logic diagram for HC/HCT251.

TRUTH TABLE

INPUTS			OUTPUT		OUTPUTS	
SELECT			CONTROL OE	OE	Y	\bar{Y}
S ₂	S ₁	S ₀			Z	Z
X	X	X	H	L	l_0	l_0
L	L	L	L	L	l_1	l_1
L	L	H	L	L	l_2	l_2
L	H	L	L	L	l_3	l_3
L	H	H	L	L	l_4	l_4
H	L	L	L	L	l_5	l_5
H	L	H	L	L	l_6	l_6
H	H	H	L	L	l_7	l_7

H = high logic level

L = low logic level

X = irrelevant

Z = high impedance (off)

 l_0, l_1, \dots, l_7 = the level of the respective input

CD54/74HC251**CD54/74HCT251****MAXIMUM RATINGS, Absolute-Maximum Values:****DC SUPPLY-VOLTAGE, (V_{cc}):**

(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{ik} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ±20mADC OUTPUT CURRENT, I_{oi} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ±20mADC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < $V_o < V_{cc} + 0.5$ V) ±25mADC V_{cc} OR GROUND CURRENT (I_{cc}) ±50mA**POWER DISSIPATION PER PACKAGE (P_0):**For $T_A = -40$ to +60°C (PACKAGE TYPE E) 500 mWFor $T_A = +60$ to +85°C (PACKAGE TYPE E) Derate Linearly at 8 mW/°C to 300 mWFor $T_A = -55$ to +100°C (PACKAGE TYPE F, H) 500 mWFor $T_A = +100$ to -125°C (PACKAGE TYPE F, H) Derate Linearly at 8 mW/°C to 300 mWFor $T_A = -40$ to +70°C (PACKAGE TYPE M) 400 mWFor $T_A = +70$ to +125°C (PACKAGE TYPE M) Derate Linearly at 8 mW/°C to 70 mW**OPERATING-TEMPERATURE RANGE (T_A):**

PACKAGE TYPE F, H -55 to +125°C

PACKAGE TYPE E, M -40 to +85°C

STORAGE TEMPERATURE (T_{stg}) -65 to +150°C**LEAD TEMPERATURE (DURING SOLDERING):**

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. +265°C

Unit inserted into a PC Board (min. thickness 1/16 in., 1.59 mm)

with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:**For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A =Full Package Temperature Range) V_{cc} :*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{in} , V_{out}	0	V_{cc}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times t_r, t_f ,			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

Technical Data

CD54/74HC251 CD54/74HCT251

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC251/CD54HC251								CD74HCT251/CD54HCT251								UNITS					
	TEST CONDITIONS			74HC/54HC TYPES		74HC TYPES		54HC TYPES		TEST CONDITIONS			74HCT/54HCT TYPES		74HCT TYPES		54HCT TYPES					
	V _I V	I _O mA	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C		V _I V	V _{CC} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage	V _{IL}			2	1.5	—	—	1.5	—	1.5	—	—	4.5	—	—	—	—	—	—	V		
				4.5	3.15	—	—	3.15	—	3.15	—			2	—	—	2	—	2	—		
				6	4.2	—	—	4.2	—	4.2	—			5.5	—	—	—	—	—	—		
Low-Level Input Voltage	V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	—	—	—	—	V		
				4.5	—	—	1.35	—	1.35	—	1.35			—	—	0.8	—	0.8	—	0.8		
				6	—	—	1.8	—	1.8	—	1.8			5.5	—	—	—	—	—	—		
High-Level Output Voltage or CMOS Loads	V _{OL} or V _{IH}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	—	—	—	—	4.4	—	4.4	—	V	
				4.5	4.4	—	—	4.4	—	4.4	—		4.5	4.4	—	—	4.4	—	4.4	—	V	
				6	5.9	—	—	5.9	—	5.9	—		—	—	—	—	—	—	—			
TTL Loads	V _{IL} or V _{IH}			—	—	—	—	—	—	—	—	V _{IL} or V _{IH}	—	—	—	—	3.84	—	3.7	—	V	
				-4	4.5	3.98	—	—	3.84	—	3.7	—	4.5	3.98	—	—	3.84	—	3.7	—	V	
				-5.2	6	5.48	—	—	5.34	—	5.2	—	—	—	—	—	—	—	—			
Low-Level Output Voltage or CMOS Loads	V _{IL} or V _{IH}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	—	—	—	—	0.1	—	0.1	—	V	
				4.5	—	—	0.1	—	0.1	—	0.1		4.5	—	—	0.1	—	0.1	—	0.1	V	
				6	—	—	0.1	—	0.1	—	0.1		—	—	—	—	—	—	—			
TTL Loads	V _{IL} or V _{IH}			—	—	—	—	—	—	—	—	V _{IL} or V _{IH}	—	—	—	—	0.26	—	0.33	—	0.4	V
				4	4.5	—	—	0.26	—	0.33	—		4.5	—	—	0.26	—	0.33	—	0.4	V	
				5.2	6	—	—	0.26	—	0.33	—		—	—	0.4	—	—	—	—			
Input Leakage Current	V _{CC} or Gnd			—	—	—	—	—	—	—	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current	V _{CC} or Gnd	0	6	—	—	±0.1	—	±1	—	±1	—	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA	
Additional Quiescent Device Current per input pin: 1 unit load Δ I _{CC} *												V _{CC} -2.1	4.5	—	—	100	360	—	450	—	490	μA
3-State Leakage Current	V _{IL} or V _{IH}	V _O = V _{CC} or Gnd	6	—	—	±0.5	—	±5.0	—	±10	—	V _{IL} or V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10	μA	

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads*
S0, S1, S2	0.55
I0-I7	0.5
OE	2.65

CD54/74HC251

CD54/74HCT251

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_{rr} = t_l = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL		UNITS
			HC	HCT	
Propagation Delay Select to Outputs	t _{PLH}	15	21	18	ns
Data to Outputs	t _{PLH}	15	12	12	ns
Enable to High-Z and Enable from High-Z	t _{PLZ} , t _{PHZ} t _{PZL} , t _{PZH}	15	11	12	ns
Power Dissipation Capacitance*	C _{PD}	—	60	60	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

PD = V_{CC}²f_i (C_{PD} + C_L) where f_i = input frequency


C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_{rr} = t_l = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS	
			HC		HCT		74HC		74HCT		54HC		54HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay, Select to Outputs	t _{PLH}	2	—	245	—	—	—	305	—	—	—	370	—	—	ns	
	t _{PLH}	4.5	—	49	—	42	—	61	—	53	—	74	—	63		
	t _{PLH}	6	—	42	—	—	—	52	—	—	—	63	—	—		
Propagation Delay Data to Outputs	t _{PLH}	2	—	175	—	—	—	220	—	—	—	265	—	—	ns	
	t _{PLH}	4.5	—	35	—	35	—	44	—	44	—	53	—	53		
	t _{PLH}	6	—	30	—	—	—	37	—	—	—	45	—	—		
Propagation Delay Enable to High Z & Enable From High Z	t _{PLZ} , t _{PHZ}	2	—	140	—	—	—	175	—	—	—	210	—	—	ns	
	t _{PLZ} , t _{PHZ}	4.5	—	28	—	30	—	35	—	38	—	42	—	45		
	t _{PLZ} , t _{PHZ}	6	—	24	—	—	—	30	—	—	—	36	—	—		
Output Transition Time	t _{TLH}	2	—	75	—	—	—	95	—	—	—	110	—	—	ns	
	t _{TLH}	4.5	—	15	—	15	—	19	—	19	—	22	—	22		
	t _{TLH}	6	—	13	—	—	—	16	—	—	—	19	—	—		
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF	
3-State Output Capacitance	C _O		—	15	—	15	—	15	—	15	—	15	—	15	pF	

**CD54/74HC251
CD54/74HCT251**



	54/74HC	54/74HCT
Input Level	V_{CC}	3 V
V_S	50% V_{CC}	1.3 V

Fig. 1 - Transition times and propagation delay times.





Fig. 2 - Three-state propagation delay test circuit.



TERMINAL ASSIGNMENT