

**SN54HC125, SN74HC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS**

SCLS104B – MARCH 1984 – REVISED MAY 1997

- **High-Current 3-State Outputs Interface**
Directly With System Bus or Can Drive up
to 15 LSTTL Loads
- **Package Options Include Plastic**
Small-Outline (D), Shrink Small-Outline
(DB), and Ceramic Flat (W) Packages,
Ceramic Chip Carriers (FK), and Standard
Plastic (N) and Ceramic (J) 300-mil DIPs

description


These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

The SN54HC125 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC125 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

SN54HC125 . . . J OR W PACKAGE
SN74HC125 . . . D, DB, OR N PACKAGE
(TOP VIEW)




SN54HC125 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, N, and W packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1997, Texas Instruments Incorporated

**SN54HC125, SN74HC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS**

SCLS104B – MARCH 1984 – REVISED MAY 1997

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, N, and W packages.

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage range, V_{CC}	–0.5 V to 7 V		
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1)	± 20 mA		
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	± 20 mA		
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA		
Continuous current through V_{CC} or GND	± 70 mA		
Package thermal impedance, θ_{JA} (see Note 2): D package	127°C/W		
DB package	158°C/W		
N package	78°C/W		
Storage temperature range, T_{stg}	–65°C to 150°C		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

recommended operating conditions

		SN54HC125			SN74HC125			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage	2	5	6	2	5	6	V
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5		1.5			V
		$V_{CC} = 4.5$ V	3.15		3.15			
		$V_{CC} = 6$ V	4.2		4.2			
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V	0	0.5	0	0.5		V
		$V_{CC} = 4.5$ V	0	1.35	0	1.35		
		$V_{CC} = 6$ V	0	1.8	0	1.8		
V_I	Input voltage	0	V_{CC}		0	V_{CC}		V
V_O	Output voltage	0	V_{CC}		0	V_{CC}		V
t_t	Input transition (rise and fall) time	$V_{CC} = 2$ V	0	1000	0	1000		ns
		$V_{CC} = 4.5$ V	0	500	0	500		
		$V_{CC} = 6$ V	0	400	0	400		
T_A	Operating free-air temperature	–55	125		–40	85		°C

SN54HC125, SN74HC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS

SCLS104B – MARCH 1984 – REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC125		SN74HC125		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V _{OH}	V _I = V _{IH} or V _{IL}	I _{OH} = -20 µA	2 V	1.9	1.998	1.9		1.9		V	
			4.5 V	4.4	4.499	4.4		4.4			
			6 V	5.9	5.999	5.9		5.9			
		I _{OL} = -6 mA	4.5 V	3.98	4.3	3.7		3.84		V	
			6 V	5.48	5.8	5.2		5.34			
		I _{OL} = 20 µA	2 V	0.002	0.1	0.1		0.1		V	
V _{OL}	V _I = V _{IH} or V _{IL}		4.5 V	0.001	0.1	0.1		0.1			
			6 V	0.001	0.1	0.1		0.1			
			4.5 V	0.17	0.26	0.4		0.33			
			6 V	0.15	0.26	0.4		0.33			
I _I	V _I = V _{CC} or 0	6 V	±0.1	±100		±1000		±1000		nA	
I _{OZ}	V _O = V _{CC} or 0	6 V	±0.01	±0.5		±10		±5		µA	
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V			8	160		80		µA	
C _i		2 V to 6 V		3	10	10		10		pF	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25°C			SN54HC125		SN74HC125		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	2 V	48	120		150		150		ns
			4.5 V	14	24		36		30		
			6 V	11	20		25		26		
t _{en}	OE	Y	2 V	53	120		180		150		ns
			4.5 V	14	24		36		30		
			6 V	11	20		31		26		
t _{dis}	OE	Y	2 V	30	120		180		150		ns
			4.5 V	15	24		36		30		
			6 V	14	20		31		26		
t _t		Any	2 V	28	60		90		75		ns
			4.5 V	8	12		18		15		
			6 V	6	10		15		13		

**SN54HC125, SN74HC125
QUADRUPLE BUS BUFFER GATES
WITH 3-STATE OUTPUTS**

SCLS104B – MARCH 1984 – REVISED MAY 1997


switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC125		SN74HC125		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	2 V	67	150		225		190		ns
			4.5 V	19	30		45		38		
			6 V	15	25		39		32		
t_{en}	\overline{OE}	Y	2 V	100	135		200		170		ns
			4.5 V	20	27		40		34		
			6 V	17	23		34		29		
t_t		Any	2 V	45	210		315		265		ns
			4.5 V	17	42		63		53		
			6 V	13	36		53		45		




operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	No load	45	pF

PARAMETER MEASUREMENT INFORMATION



PARAMETER	R_L	C_L	S1	S2
t_{en}	1 k Ω	50 pF or 150 pF	Open	Closed
			Closed	Open
t_{dis}	1 k Ω	50 pF	Open	Closed
			Closed	Open
t_{pd} or t_t	—	50 pF or 150 pF	Open	Open



- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#) | [SAMPLES](#)
| [APPLICATION NOTES](#) | [RELATED DOCUMENTS](#)

PRODUCT SUPPORT: [TRAINING](#)

SN74HC125, Quadruple Bus Buffer Gates With 3-State Outputs

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54HC125	SN74HC125
Voltage Nodes (V)	6, 5, 2	6, 5, 2
Vcc range (V)	2.0 to 6.0	2.0 to 6.0
Input Level	CMOS	CMOS
Output Level	CMOS	CMOS
Output Drive (mA)		-6/6
tpd max (ns)		26
Static Current		0.08

FEATURES

[▲ Back to Top](#)

- High-Current 3-State Outputs Interface Directly With System Bus or Can Drive up to 15 LSTTL Loads
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

DESCRIPTION

[▲ Back to Top](#)

These quadruple bus buffer gates feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE\) input is high.

The SN54HC125 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC125 is characterized for operation from -40°C to 85°C.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET

[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn74hc125.pdf](#) (93 KB, Rev.B) (Updated: 05/01/1997)

APPLICATION NOTES

[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [CMOS Power Consumption and CPD Calculation \(Rev. B\)](#) (SCAA035B - Updated: 06/01/1997)
- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Implications of Slow or Floating CMOS Inputs \(Rev. C\)](#) (SCBA004C - Updated: 02/01/1998)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)

- [SN54/74HCT CMOS Logic Family Applications and Restrictions](#) (SCLA011 - Updated: 05/01/1996)
- [Selecting the Right Texas Instruments Signal Switch](#) (SZZA030 - Updated: 09/07/2001)
- [Timing Differences of 10-pF Versus 50pF Loading](#) (SCEA004 - Updated: 11/01/1996)
- [Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc](#) (SCLA008 - Updated: 04/01/1996)

RELATED DOCUMENTS

[▲ Back to Top](#)

View Related Documentation for [Digital Logic](#)

- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [Logic Selection Guide Second Half 2002 \(Rev. R\)](#) (SDYU001R, 4274 KB - Updated: 07/19/2002)
- [Military Semiconductors Selection Guide 2002 \(Rev. B\)](#) (SGYC003B, 1648 KB - Updated: 04/22/2002)

SAMPLES

[▲ Back to Top](#)

<u>ORDERABLE DEVICE</u>	<u>PACKAGE INDUSTRY (TI)</u>	<u>PINS</u>	<u>TEMP (°C)</u>	<u>STATUS</u>	<u>PRODUCT CONTENT</u>	<u>SAMPLES</u>
SN74HC125D	SOP (D)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74HC125DBR	SSOP (DB)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples
SN74HC125N	PDIP (N)	14	-40 TO 85	ACTIVE	View Product Content	Request Samples

PRICING/AVAILABILITY/PKG

[▲ Back to Top](#)

DEVICE INFORMATION

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
SN74HC125D	ACTIVE	SOP (D) 14	-40 TO 85	View Contents	1KU 0.22	50
SN74HC125DBLE	OBsolete	SSOP (DB) 14	-40 TO 85	View Contents	1KU	
SN74HC125DBR	ACTIVE	SSOP (DB) 14	-40 TO 85	View Contents	1KU 0.22	2000
SN74HC125DR	ACTIVE	SOP (D) 14	-40 TO 85	View Contents	1KU 0.22	2500
SN74HC125N	ACTIVE	PDIP (N) 14	-40 TO 85	View Contents	1KU 0.22	25

TI INVENTORY STATUS AS OF 3:00 PM GMT, 26 Sep 2002

<u>IN STOCK</u>	<u>IN PROGRESS QTY DATE</u>	<u>LEAD TIME</u>
N/A*	10k 22 Oct	2 WKS
	3000 25 Oct	
	>10k 28 Oct	
N/A*		Not Available
N/A*		2 WKS
N/A*	5000 26 Sep	2 WKS
	>10k 07 Oct	
	>10k 21 Oct	
	>10k 25 Oct	
N/A*	>10k 22 Oct	2 WKS
	>10k 29 Oct	

REPORTED DISTRIBUTOR INVENTORY AS OF 3:00 PM GMT, 26 Sep 2002

<u>DISTRIBUTOR COMPANY REGION</u>	<u>IN STOCK</u>	<u>PURCHASE</u>
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	604	BUY NOW
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	>1k	BUY NOW
Avnet AMERICA	>1k	BUY NOW
DigiKey AMERICA	229	BUY NOW

SN74HC125N3	OBsolete	PDIP (N)	14	-40 TO 85	View Contents	1KU			N/A*		Not Available		
SN74HC125NSR	ACTIVE	SOP (NS)	14		View Contents	1KU		0.25	2000	N/A*	2000 ²⁶ Sep	2 WKS	
											>10k 25 Oct		

Table Data Updated on: 9/26/2002

[Products](#) | [Applications](#) | [Support](#) | [TI&ME](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)