



TRIPLE 3-INPUT
"NAND" GATE

MTTL II MC2100/2000 series

MC2107 • MC2157
MC2007 • MC2057



This device consists of three 3-input AND gates driving output inverters. These gates can be used to build a pulse shaping network for interfacing with discrete component circuits.




Positive Logic: $5 = \overline{1+2+3}$
Negative Logic: $5 = \overline{1+2+3}$

Total Power Dissipation = 66 mW typ/pkg
Propagation Delay Time = 6.0 ns typ

TYPE NO.	INPUT LOADING FACTOR	(I _f)	OUTPUT DRIVE	(I _{OL})	TEMPERATURE RANGE
MC2107 MC2157	1	(-2.0 mA)	11 MC2100 series Gates 6 MC2100 series Gates	(22 mA) (12 mA)	-55°C to +125°C
MC2007 MC2057	1	(-2.5 mA)	9 MC2000 series Gates 5 MC2000 series Gates	(22.5 mA) (12.5 mA)	0° to +75°C

SWITCHING TIME TEST CIRCUIT

VOLTAGE WAVEFORMS AND DEFINITIONS



Pin-out and Package Information

Table 3-4 DSP56001A Identification by Signal Name (Continued)

Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Signal Name	132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.
WT	45	L13	nc	103	
X/Y	48	N13	nc	107	
XTAL	126	A6	nc	110	
nc	3		nc	116	
nc	4		nc	117	
nc	7		nc	122	
nc	17		nc	125	
nc	18		nc	132	
nc	21				

Power and ground pins have special considerations for noise immunity. See the section **Design Considerations**.

Table 3-5 DSP56001A Power Supply Pins

132 pin "FC" PQFP or "FE" CQFP Pin No.	88 pin "RC" PGA Pin No.	Power Supply	Circuit Supplied
63	L8	VCCN	Address Bus Buffers
64			
55	L6	GNDN	
56	L9		
73			
74			