



Integrated Device Technology, Inc.

HIGH-SPEED 2K X 16 DUAL-PORT STATIC RAM

PRELIMINARY
IDT71V33S/L
IDT71V43S/L

FEATURES:


- High-speed access
 - Commercial: 25/35/55ns (max.)
- Low-power operation
 - IDT71V33/43S
 - Active: 750 mW (typ.)
 - Standby: 3.3mW (typ.)
 - IDT71V33/43L
 - Active: 750mW (typ.)
 - Standby: 660μW (typ.)
- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT71V33 easily expands data bus width to 32 bits or more using SLAVE IDT71V43

- On-chip port arbitration logic (IDT71V33 only)
- BUSY output flag on IDT71V33; BUSY input on IDT71V43
- Fully asynchronous operation from either port
- LVTTTL-compatible; single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 68-pin PLCC, and 100-pin TQFP

DESCRIPTION:

The IDT71V33/71V43 are HIGH-speed 2K x 16 Dual-Port Static RAMs. The IDT71V33 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71V43 "SLAVE" Dual-Port in

FUNCTIONAL BLOCK DIAGRAM



3742 drw 01

NOTE:

1. IDT71V33 (MASTER): BUSY is open drain output and requires pull-up resistor.
IDT71V43 (SLAVE): BUSY is input.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL AND COMMERCIAL TEMPERATURE RANGES

JUNE 1998

32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very LOW standby power mode.

Fabricated using IDT's CMOS HIGH-performance technology, these devices typically operate on only 750mW of power.

The IDT71V33/71V43 devices have identical pinouts. Each is packed in a 68-pin PLCC and a 100-pin TQFP.


PIN CONFIGURATIONS^(1,2)



NOTES:

1. Both Vcc pins must be connected to the supply to ensure reliable operation.
2. Both GND pins must be connected to the supply to ensure reliable operation.
3. This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS^(1,2) (CON'T.)



NOTES:

1. Both Vcc pins must be connected to the supply to ensure reliable operation.
2. Both GND pins must be connected to the supply to ensure reliable operation.
3. This text does not indicate orientation of the actual part-marking.

PIN NAMES

Left Port	Right Port	Names
CEL	CER	Chip Enables
R/WLUB	R/WRUB	Upper Byte Read/Write Enable
R/WLLB	R/WRLB	Lower Byte Read/Write Enable
OEL	OER	Output Enable
A0L - A10L	A0R - A10R	Address
I/O0L - I/O15L	I/O0R - I/O15R	Data Input/Output
BUSYL	BUSYR	Busy Flag
VCC		Power
GND		Ground

3742 tbl 01

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3742 tbl 02

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V_{TERM} must not exceed V_{CC} + 0.3V.

CAPACITANCE⁽¹⁾

(T_A = +25°C, f = 1.0MHz) TQFP ONLY

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	11	pF
C _{OUT}	Output Capacitance	V _{OUT} = 3dV	11	pF

3742 tbl 03

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, V_{CC} = 3.3V ± 0.3V)

Symbol	Parameter	Test Conditions	71V33S 71V43S		71V33L 71V43L		Unit
			Min.	Max.	Min.	Max.	
I _{LI}	Input Leakage Current ⁽¹⁾	V _{CC} = 3.6V, V _{IN} = 0V to V _{CC}	—	10	—	5	µA
I _{LO}	Output Leakage Current	CE = V _{IH} , V _{OUT} = 0V to V _{CC}	—	10	—	5	µA
V _{OL}	Output Low Voltage (I/O ₀ -I/O ₁₅)	I _{OL} = 4mA	—	0.4	—	0.4	V
V _{OL}	Open Drain Low Voltage (BUSY)	I _{OL} = 16mA	—	0.5	—	0.5	V
V _{OH}	Output High Voltage	I _{OH} = -4mA	2.4	—	2.4	—	V

3742 tbl 06

NOTE:

- At V_{CC} ≤ 2.0V, input leakages are undefined.

MAXIMUM OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(1,2)

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	3.3V ± 0.3V
Industrial	-40°C to +85°C	0V	3.3V ± 0.3V

3742 tbl 04

NOTES:

- This is the parameter T_A.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.3 ⁽²⁾	V
V _{IL}	Input Low Voltage	-0.3 ⁽¹⁾	—	0.8	V

3742 tbl 05

NOTES:

- V_{IL} (min.) = -1.5V for pulse width less than 10ns
- V_{TERM} must not exceed V_{CC} + 0.3V.

DC ELECTRICAL CHARACTERISTICS

OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(2,6) ($V_{CC} = 3.0V \pm 0.3V$)

Symbol	Parameter	Test Condition	Version	71V33X25 71V43X25		71V33X35 71V43X35		71V33X55 71V43X55		Unit	
				Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.	Typ. ⁽¹⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	CE = V _{IL} , Outputs Open f = f _{MAX} ⁽³⁾	COM'L	S	165	200	160	195	150	185	mA
				L	150	180	140	165	140	170	
			IND	S	—	—	—	—	—	—	
				L	—	—	—	—	—	—	
I _{SB1}	Standby Current (Both Ports - TTL Level Inputs)	CE _L = CE _R = V _{IH} f = f _{MAX} ⁽³⁾	COM'L	S	16	50	16	45	15	45	mA
				L	16	45	16	40	15	40	
			IND	S	—	—	—	—	—	—	
				L	—	—	—	—	—	—	
I _{SB2}	Standby Current (One Port - TTL Level Inputs)	CE ^{"A"} = V _{IL} and CE ^{"B"} = V _{IH} ⁽⁵⁾ Active Port Outputs Open, f = f _{MAX} ⁽³⁾	COM'L	S	90	130	80	120	80	120	mA
				L	65	110	65	105	65	105	
			IND	S	—	—	—	—	—	—	
				L	—	—	—	—	—	—	
I _{SB3}	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports CE _L and CE _R > V _{CC} - 0.2V V _{IN} > V _{CC} - 0.2V or V _{IN} < 0.2V, f = 0 ⁽⁴⁾	COM'L	S	1.0	5	1.0	5	1.0	5	mA
				L	0.2	3	0.2	3	0.2	3	
			IND	S	—	—	—	—	—	—	
				L	—	—	—	—	—	—	
I _{SB4}	Full Standby Current (One Port - CMOS Level Inputs)	CE ^{"A"} < 0.2V and CE ^{"B"} > V _{CC} - 0.2V ⁽⁵⁾ V _{IN} > V _{CC} - 0.2V or V _{IN} < 0.2V Active Port Outputs Open f = f _{MAX} ⁽³⁾	COM'L	S	90	125	80	110	80	110	mA
				L	80	110	65	100	65	100	
			IND	S	—	—	—	—	—	—	
				L	—	—	—	—	—	—	

3742 tbl 07

NOTES:

1. V_{CC} = 3.3V, T_A = +25°C for Typ., and are not production tested. I_{CCDC} = 120mA (typ.)
2. "X" in part numbers indicates power rating (S or L)
3. At f = f_{MAX}, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t_{RC}, and using "AC Test Conditions" of input levels of GND to 3V.
4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
6. Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1, 2 and 3

3742 tbl 09




Figure 1. AC Output Test Load




Figure 2. Output Test Load
(for tLZ, tHZ, twz, tow)
*Including scope and jig




Figure 3. BUSY AC Output Load
(IDT71V33 only)

3742 drw 05

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(3,4)


Symbol	Parameter	71V33X25 71V43X25 Com'l Only		71V33X35 71V43X35 Com'l Only		71V33X55 71V43X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
tRC	Read Cycle Time	25	—	35	—	55	—	ns
tAA	Address Access Time	—	25	—	35	—	55	ns
tACE	Chip Enable Access Time	—	25	—	35	—	55	ns
tAOE	Output Enable Access Time	—	15	—	20	—	30	ns
tOH	Output Hold from Address Change	0	—	0	—	0	—	ns
tLZ	Output Low-Z Time ^(1,2)	0	—	0	—	5	—	ns
tHZ	Output High-Z Time ^(1,2)	—	15	—	20	—	20	ns
tPU	Chip Enable to Power Up Time ⁽²⁾	0	—	0	—	0	—	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	—	50	—	50	—	50	ns

3742 tbl 10


NOTES:

1. Transition is measured ±200mV from Low or High-impedance voltage with load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. "X" in part number indicates power rating (S or L).
4. Industrial temperature: for specific speeds, packages and powers contact your sales office.

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES⁽⁵⁾



NOTES:

1. Timing depends on which signal is asserted last, OE or CE.
2. Timing depends on which signal is de-asserted first, OE or CE.
3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
5. R/W = VIH, and the address is valid prior to or coincidental with CE transition LOW.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(10,11)

Symbol	Parameter	71V33X25 71V43X25 Com'l Only		71V33X35 71V43X35 Com'l Only		71V33X55 71V43X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
WRITE CYCLE								
tWC	Write Cycle Time ⁽³⁾	25	—	35	—	55	—	ns
tEW	Chip Enable to End-of-Write	20	—	25	—	40	—	ns
tAW	Address Valid to End-of-Write	20	—	25	—	40	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	20	—	25	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End-of-Write	15	—	20	—	25	—	ns
tHZ	Output High-Z Time ^(1,2)	—	15	—	20	—	20	ns
tDH	Data Hold Time ⁽⁴⁾	0	—	0	—	5	—	ns
twZ	Write Enable to Output in High-Z ^(1,2)	—	15	—	20	—	20	ns
tOW	Output Active from End-of-Write ^(1,2,4)	0	—	0	—	5	—	ns

3742 tbl 11

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(10,11)


Symbol	Parameter	71V33X25 71V43X25 Com'l Only		71V33X35 71V43X35 Com'l Only		71V33X55 71V43X55 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSY TIMING (For MASTER IDT 71V33)								
tBAA	BUSY Access Time from Address	—	20	—	30	—	40	ns
tBDA	BUSY Disable Time from Address	—	20	—	30	—	40	ns
tBAC	BUSY Access Time from Chip Enable	—	20	—	25	—	35	ns
tBDC	BUSY Disable Time from Chip Enable	—	20	—	25	—	30	ns
twDD	Write Pulse to Data Delay ⁽⁵⁾	—	50	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁵⁾	—	35	—	45	—	65	ns
tBDD	BUSY Disable to Valid Data ⁽⁶⁾	—	30	—	35	—	40	ns
tAPS	Arbitration Priority Set-up Time ⁽⁷⁾	5	—	5	—	5	—	ns
tWH	Write Hold After BUSY ⁽⁹⁾	20	—	25	—	30	—	ns
BUSY INPUT TIMING (For SLAVE IDT 71V43)								
tWB	BUSY Input to Write ⁽⁸⁾	0	—	0	—	0	—	ns
tWH	Write Hold After BUSY ⁽⁹⁾	20	—	25	—	30	—	ns
twDD	Write Pulse to Data Delay ⁽⁵⁾	—	50	—	60	—	80	ns
tDDD	Write Data Valid to Read Data Delay ⁽⁵⁾	—	35	—	45	—	65	ns

3742 tbl 12

NOTES:


1. Transition is measured $\pm 200\text{mV}$ from Low- or High-impedance voltage from the Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization but is not production tested.
3. For MASTER/SLAVE combination, $t_{WC} = t_{BAA} + t_{WR} + t_{WP}$, since R/W = V_{IL} must occur after t_{BAA} .
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operation conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW} .
5. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
6. t_{BDD} is calculated parameter and is greater of 0, $t_{WDD} - t_{WP}$ (actual) or $t_{DDD} - t_{DW}$ (actual).
7. To ensure that the earlier of the two ports wins.
8. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
9. To ensure that a write cycle is completed on port "B" after contention on port "A".
10. "X" in part number indicates power rating (S or L).
11. Industrial temperature: for specific speeds, packages and powers contact your sales office.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)^(1,5,8)



3742 drw 08

WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)^(1,5)




3742 drw 09

NOTES:

1. R/W or CE must be HIGH during all address transitions.
2. A write occurs during the overlap (tEW or tWP) of a CE = VIL and a R/W = VIL.
3. tWR is measured from the earlier of CE or R/W going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal (CE or R/W) is asserted last.
7. Timing depends on which enable signal is de-asserted first, CE or OE.
8. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tWP or (tWZ + tDW) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDW. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified tWP.
9. R/W for either upper or lower byte.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,3,4)




3742 drw 10

NOTES:

1. To ensure that the earlier of the two ports wins, t_{APs} is ignored for Slave (IDT7143).
2. $C_{EL} = C_{ER} = V_{IL}$
3. $O_E = V_{IL}$ for the reading port.
4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

TIMING WAVEFORM OF WRITE WITH BUSY(3)




3742 drw 11


NOTES:

1. t_{WH} must be met for both **BUSY** input (IDT71V43, SLAVE) and output (IDT71V33, MASTER).
2. **BUSY** is asserted on port "B" blocking R/W "B", until **BUSY "B"** goes HIGH.
3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING⁽¹⁾



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESSES⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
2. If tAPS is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT71V33 only).

FUNCTIONAL DESCRIPTION:

The IDT71V33/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V33/43 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table I.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is “busy”. The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by using the IDT71V43 (SLAVE). In the IDT71V43, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW. The BUSY outputs on the IDT71V33 RAM are open drain and require pull-up resistors.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT71V33/43 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the BUSY signal as a write inhibit signal. Thus on the IDT71V33 RAM the BUSY pin is an output and on the IDT71V43 RAM, the BUSY pin is an input (see Figure 4).




Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT71V33 (MASTER) and the IDT71V43 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now BUSY and the CPUs will await indefinitely for their port to become free.

To avoid the “Busy Lock-Out” problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TRUTH TABLE I – NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

LEFT OR RIGHT PORT ⁽¹⁾						Function
R/WLB	R/WUB	CE	OE	I/O0-7	I/O8-15	
X	X	H	X	Z	Z	Port Disabled and in Power Down Mode, ISB2, ISB4
X	X	H	X	Z	Z	CER = CEL = VIH, Power Down Mode, ISB1 or ISB3
L	L	L	X	DATAIN	DATAIN	Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾
L	H	L	L	DATAIN	DATAOUT	Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾
H	L	L	I	DATAOUT	DATAIN	Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾
L	H	L	H	DATAIN	Z	Data on Lower Byte Written into Memory ⁽²⁾
H	L	L	H	Z	DATAIN	Data on Upper Byte Written into Memory ⁽²⁾
H	H	L	L	DATAOUT	DATAOUT	Data in Memory Output on Lower Byte and Upper Byte
H	H	L	H	Z	Z	High Impedance Outputs

3742 tbl 13

NOTES:

1. A0L - A10L ≠ A0R - A10R
2. If BUSY = VIL, data is not written.
3. If BUSY = VIL, data may not be valid, see twDD and tDD timing.
4. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z" = High Impedance, "LB" = Lower Byte, "UB" = Upper Byte

TRUTH TABLE II — ADDRESS BUSY ARBITRATION


Inputs			Outputs		Function
CEL	CER	A0L-A10L A0R-A10R	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	
X	X	NO MATCH	H	H	Normal
H	X	MATCH	H	H	Normal
X	H	MATCH	H	H	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

3742 tbl 14

NOTES:

1. Pins BUSYL and BUSYR are both outputs on the IDT71V33 (MASTER). Both are inputs on the IDT71V43 (SLAVE). On Slaves the BUSY input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

ORDERING INFORMATION







3742 drw 15

NOTE:



- Industrial temperature range is available.
For specific speeds, packages and powers contact your sales office.

PACKAGE DIAGRAM OUTLINES
PLCC

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27847	06	REDRAW TO JEDEC FORMAT	03/15/95	



DETAIL A



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Stender Way, Santa Clara, CA 95054	
		PHONE: (408) 727-8118	
		FAX: (408) 492-8874	
		TWO: 910-338-2070	
APPROVALS	DATE	TITLE PL PACKAGE OUTLINE	
DRAWN Ad	06/15/98	SQUARE PLCC	
CHECKED		.050 PITCH	
		SIZE C	DRAWING No. PSC-4008
			REV 06
DO NOT SCALE DRAWING			

83

PACKAGE DIAGRAM OUTLINES
PLCC (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
27647	06	REDRAW TO JEDEC FORMAT	03/15/95	

SYMBOL	DWG # J28-1				DWG # J44-1				DWG # J52-1				DWG # J68-1				DWG # J84-1			
	JEDEC VARIATION AB			NOTE	JEDEC VARIATION AC			NOTE	JEDEC VARIATION AD			NOTE	JEDEC VARIATION AE			NOTE	JEDEC VARIATION AF			NOTE
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX	
A	.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180		.165	.172	.180	
A1	.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115		.095	.105	.115	
A2	.062	-	.083		.062	-	.083		.062	-	.083		.062	-	.083		.059	-	.080	
D	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
D1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
D2	.195	.205	.215	5	.295	.305	.315	5	.345	.355	.365	5	.445	.455	.465	5	.545	.555	.565	5
E	.485	.490	.495		.685	.690	.695		.785	.790	.795		.985	.990	.995		1.185	1.190	1.195	
E1	.450	.453	.456	3,4	.650	.653	.656	3,4	.750	.753	.756	3,4	.950	.953	.956	3,4	1.150	1.154	1.156	3,4
E2	.191	.205	.219	5	.291	.305	.319	5	.341	.355	.369	5	.441	.455	.469	5	.541	.555	.569	5
N	28				44				52				68				84			


NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- △ DATUMS [A-B] AND [D-] TO BE DETERMINED AT DATUM PLANE [H-]
- △ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE [H-]
- △ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- △ DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE [C-] CONTACT POINT
- △ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD
- △ EXACT SHAPE OF EACH CORNER IS OPTIONAL
- △ THESE DIMENSIONS DETERMINE THE MAXIMUM ANGLE OF THE LEAD FOR SOCKET APPLICATIONS
- 10 ALL DIMENSIONS ARE IN INCHES
- △ THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-018, VARIATION AB, AC, AD, AE & AF. EXCEPTIONS: JEDEC MAXIMUM BASE METAL LEAD WIDTH IS .018

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Stoner Way, Santa Clara, CA 95054	
XX±	±	PHONE: (408) 727-8118	
XXX±		FAX: (408) 492-8674	
XXXX±		TWC: 910-338-2070	
APPROVALS	DATE	TITLE	
DRAWN <i>Ad</i>	05/15/95	PL PACKAGE OUTLINE	
CHECKED		SQUARE PLCC	
		.050 PITCH	
		SIZE	REV
		C	06
DRAWING No. PSC-4008			
DO NOT SCALE DRAWING			


PACKAGE DIAGRAM OUTLINES
TQFP

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	12/10/94	




EVEN LEAD SIDES



ODD LEAD SIDES



DETAIL A



DETAIL B




TOLERANCES UNLESS SPECIFIED		INTEGRATED DEVICE TECHNOLOGY, INC.	
DECIMAL	ANGULAR	2975 Stander Way, Santa Clara, CA 95054	
±	±	PHONE: (408) 727-8118	
±	±	FAX: (408) 492-0674 TWC: 910-338-2070	
APPROVALS	DATE	TITLE	PN PACKAGE OUTLINE
DRAWN	03/12/92	SIZE	14.0 X 14.0 X 1.4 mm TQFP
CHECKED		FORM	1.00/10 FORM
		SIZE	C
		DRAWING No.	PSC-4036
		REV	03

PACKAGE DIAGRAM OUTLINES
TQFP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
22167	00	INITIAL RELEASE	03/12/92	T. VU
23823	01	ADD 80 & 100 LD	02/26/93	T. VU
24911	02	ADD 120 LD	10/06/93	T. VU
27384	03	REDRAW TO JEDEC FORMAT	11/18/94	

SYMBOL	PN64-1			NOTE	PN80-1			NOTE	PN100-1			NOTE	PN120-1			NOTE
	JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION				JEDEC VARIATION			
	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX	
A	-	-	1.60		-	-	1.60		-	-	1.60		-	-	1.60	
A1	.05	.10	.15		.05	.10	.15		.05	.10	.15		.05	.10	.15	
A2	1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45		1.35	1.40	1.45	
D	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4
D1	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2
E	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4	16.00 BSC			4
E1	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2	14.00 BSC			5,2
N	64				80				100				120			
e	.80 BSC				.65 BSC				.50 BSC				.40 BSC			
b	.30	.37	.45	7	.22	.32	.38	7	.17	.22	.27	7	.13	.18	.23	7
b1	.30	.35	.40		.22	.30	.33		.17	.20	.23		.13	.16	.19	
ccc	-	-	.10		-	-	.10		-	-	.08		-	-	.08	
ddd	-	-	.20		-	-	.13		-	-	.08		-	-	.07	

LAND PATTERN DIMENSIONS



	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
P	16.80	17.00	16.80	17.00	16.80	17.00	16.80	17.00
P1	13.80	14.00	13.80	14.00	13.80	14.00	13.80	14.00
P2	12.00 BSC		12.35 BSC		12.00 BSC		11.60 BSC	
X	.40	.60	.30	.50	.30	.40	.20	.30
e	.80 BSC		.65 BSC		.50 BSC		.40 BSC	
N	64		80		100		120	

NOTES:

- ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- DATUMS [A-B] AND [-D-] TO BE DETERMINED AT DATUM PLANE [-H-]
- DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE [-C-]
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.
- EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- ALL DIMENSIONS ARE IN MILLIMETERS
- THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION BP, BQ, BR & BS

TOLERANCES UNLESS SPECIFIED		INTEGRATED DEVICE TECHNOLOGY, INC.	
DECIMAL	ANGULAR	2975 Stander Way, Santa Clara, CA 95054	
XXX.X	±	PHONE: (408) 727-8116	
XXXX.X		FAX: (408) 492-8874	
XXXX.X		TWO: 910-330-2070	
APPROVALS	DATE	TITLE	
DRAWN	03/12/92	PN PACKAGE OUTLINE	
CHECKED		14.0 X 14.0 X 1.4 mm TQFP	
		1.00/10 FORM	
		SIZE	REV
		C	03
		DRAWING No. PSC-4036	
DO NOT SCALE DRAWING			