

HIGH-SPEED 2K X 16 DUAL-PORT STATIC RAM

PRELIMINARY IDT71V33S/L IDT71V43S/L

FEATURES:

- · High-speed access
 - Commercial: 25/35/55ns (max.)
- · Low-power operation
 - IDT71V33/43S

Active: 750 mW (typ.)

Standby: 3.3mW (typ.)

— IDT71V33/43L

Active: 750mW (typ.) Standby: 660µW (typ.)


- Versatile control for write: separate write control for lower and upper byte of each port
- MASTER IDT71V33 easily expands data bus width to 32 bits or more using SLAVE IDT71V43

- On-chip port arbitration logic (IDT71V33 only)
- BUSY output flag on IDT71V33; BUSY input on IDT71V43
- Fully asynchronous operation from either port
- LVTTL-compatible; single 3.3V (±0.3V) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- · Available in a 68-pin PLCC, and 100-pin TQFP

DESCRIPTION:

The IDT71V33/71V43 are HIGH-speed 2K x 16 Dual-Port Static RAMs. The IDT71V33 is designed to be used as a stand-alone 16-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT71V43 "SLAVE" Dual-Port in

FUNCTIONAL BLOCK DIAGRAM



NOTE:

 IDT71V33 (MASTER): BUSY is open drain output and requires pull-up resistor. IDT71V43 (SLAVE): BUSY is input.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

JUNE 1998

32-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in

memory. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very LOW standby power mode.

Fabricated using IDT's CMOS HIGH-performance technology, these devices typically operate on only 750mW of power.

The IDT71V33/71V43 devices have identical pinouts. Each is packed in a 68-pin PLCC and a 100-pin TQFP.


PIN CONFIGURATIONS(1,2)



NOTES:

- 1. Both Vcc pins must be connected to the supply to ensure reliable operation.
- Both GND pins must be connected to the supply to ensure reliable operation.
- This text does not indicate orientation of the actual part-marking.

PIN CONFIGURATIONS^(1,2) (CON'T.)



NOTES:

- 1. Both Vcc pins must be connected to the supply to ensure reliable operation.
- 2. Both GND pins must be connected to the supply to ensure reliable operation.
- 3. This text does not indicate orientation of the actual part-marking.

PIN NAMES

| Left Port | Right Port | Names |
|----------------|----------------|------------------------------|
| CEL | CER | Chip Enables |
| R/WLUB | R/WRUB | Upper Byte Read/Write Enable |
| R/WLLB | R/WRLB | Lower Byte Read/Write Enable |
| OEL | OER | Output Enable |
| A0L - A10L | A0R - A10R | Address |
| I/O0L - I/O15L | I/O0R - I/O15R | Data Input/Output |
| BUSYL | BUSYR | Busy Flag |
| V | CC | Power |
| GI | ND | Ground |

3742 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------|--------------------------------------|----------------------------|------|
| VTERM ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| Тѕтс | Storage Temperature | -55 to +125 | °C |
| Іоит | DC Output Current | 50 | mA |

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V.

CAPACITANCE⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz) TQFP ONLY$

| Symbol | Parameter | Conditions ⁽²⁾ | Max. | Unit |
|--------|--------------------|---------------------------|------|------------|
| CIN | Input Capacitance | VIN = 3dV | 11 | рF |
| Соит | Output Capacitance | Vout = 3dV | 11 | рF |
| | | | 37 | 742 tbl 03 |

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dV represents the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

MAXIMUM OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(1,2)

| Grade | Ambient Temperature | GND | Vcc |
|------------|------------------------|-----|--------------------|
| Commercial | 0°C to +70°C | ٥٧ | 3.3V <u>+</u> 0.3V |
| Industrial | -40°C to +85°C | ٥٧ | 3.3V <u>+</u> 0.3V |

NOTES:

NOTES:

3742 tbl 02

- This is the parameter TA.
- 2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------------------|------|--------------------------|------|
| Vcc | Supply Voltage | 3.0 | 3.3 | 3.6 | ٧ |
| GND | Supply Volltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | | Vcc + 0.3 ⁽²⁾ | ٧ |
| VIL | Input Low Voltage | -0.3 ⁽¹⁾ | _ | 0.8 | V |

3742 tbl 05

3742 tbl 04

- 1. V_L (min.) = -1.5V for pulse width less than 10ns
- 2. VTERM must not exceed Vcc +0.3V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Either port, Vcc = $3.3V \pm 0.3V$)

| | | | | /33S /43S | 1 | /33L /43L | |
|--------|--------------------------------------|-----------------------------|------|--------------|------|--------------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| ILI | Input Leakage Current ⁽¹⁾ | Vcc = 3.6V, VIN = 0V to Vcc | _ | 10 | _ | 5 | μА |
| llo | Output Leakage Current | CE = VIH, VOUT = 0V to VCC | _ | 10 | _ | 5 | μА |
| Vol | Output Low Voltage (I/Oo-I/O15) | IoL = 4mA | _ | 0.4 | _ | 0.4 | ٧ |
| Vol | Open Drain Low Voltage (BUSY) | IOL = 16mA | _ | 0.5 | _ | 0.5 | V |
| Vон | Output High Voltage | IOH = -4mA | 2.4 | _ | 2.4 | _ | ٧ |

NOTE

1. At $Vcc \le 2.0V$, input leakages are undefined.

3742 tbl 06

DC ELECTRICAL CHARACTERISTICS **OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE**(2,6) (VCC = $3.0V \pm 0.3V$)

| | | | | | | 3X25 3X25 | 71V3: 71V4: | | 71V3: 71V4: | | |
|--------|--|--|---------|--------|---------------------|--------------|---------------------|------------|---------------------|------------|------|
| Symbol | Parameter | Test Condition | Version | on | Typ. ⁽¹⁾ | Max. | Typ. ⁽¹⁾ | Max. | Typ. ⁽¹⁾ | Max. | Unit |
| lcc | Dynamic Operating Current | CE = VIL, Outputs Open | COM'L | S L | 165 150 | 200 180 | 160 140 | 195 165 | 150 140 | 185 170 | mA |
| | (Both Ports Active) | $f = fMAX^{(3)}$ | IND | S L | | | | | | _ | |
| ISB1 | Standby Current (Both Ports - TTL Level | CEL = CER = VIH f = fMAX ⁽³⁾ | COM'L | S L | 16 16 | 50 45 | 16 16 | 45 40 | 15 15 | 45 40 | mA |
| | Inputs) | | IND | S L | | | | | | _ | |
| ISB2 | Standby Current (One Port - TTL Level | CE"A" = V _{IL} and CE"B" = V _{IH} ⁽⁵⁾ | | S L | 90 65 | 130 110 | 80 65 | 120 105 | 80 65 | 120 105 | mA |
| | Inputs) | Active Port Outputs Open, f=fMAX ⁽³⁾ | IND | S L | | _ | | _ | _ | _ | |
| ISB3 | Full Standby Current (Both Ports - | Both Ports CEL and CER > Vcc - 0.2V | COM'L | S L | 1.0 0.2 | 5 3 | 1.0 0.2 | 5 3 | 1.0 0.2 | 5 3 | mA |
| | CMOS Level Inputs) | VIN > VCC - 0.2V or $VIN < 0.2V, f = 0^{(4)}$ | IND | S L | _ | _ | | _ | _ | _ | |
| ISB4 | Full Standby Current (One Port - | CE"B" > Vcc - 0.2V ⁽⁵⁾ | | S L | 90 80 | 125 110 | 80 65 | 110 100 | 80 65 | 110 100 | mA |
| | CMOS Level Inputs) $ \begin{array}{c} V_{\text{IN}} > V_{\text{CC}} - 0.2 \text{V or} \\ V_{\text{IN}} < 0.2 \text{V} \\ \text{Active Port Outputs Open} \\ f = f_{\text{MAX}}^{(3)} \end{array} $ | | IND | S L | _ | _ | _ | _ | _ | _ | |

3742 tbl 07

- 1. VCC = 3.3V, TA = +25°C for Typ., and are not production tested. ICCDC = 120mA (typ.)
- 2. "X" in part numbers indicates power rating (S or L)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.
 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 6. Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC TEST CONDITIONS

| 710 1201 001121110110 | |
|-------------------------------|--------------------|
| Input Pulse Levels | GND to 3.0V |
| Input Rise/Fall Times | 5ns Max. |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | Figures 1, 2 and 3 |
| | 3742 tbl 09 |




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tLz, tHz, twz, tow) *Including scope and jig




Figure 3. BUSY AC Output Load (IDT71V33 only)

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(3,4)

| | | 71V4 | 3X25 3X25 I Only | 71V4 | 3X35 3X35 I Only | 71V33X55 71V43X55 Com'l Only | | |
|--------------|--|------|------------------------|------|------------------------|------------------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| READ C | YCLE | | | | | | | |
| trc | Read Cycle Time | 25 | _ | 35 | | 55 | | ns |
| taa | Address Access Time | | 25 | | 35 | | 55 | ns |
| tace | Chip Enable Access Time | _ | 25 | _ | 35 | _ | 55 | ns |
| t AOE | Output Enable Access Time | | 15 | — | 20 | _ | 30 | ns |
| tон | Output Hold from Address Change | 0 | _ | 0 | | 0 | | ns |
| tLZ | Output Low-Z Time ^(1,2) | 0 | _ | 0 | _ | 5 | _ | ns |
| tHZ | Output High-Z Time ^(1,2) | | 15 | — | 20 | _ | 20 | ns |
| tpu | Chip Enable to Power Up Time ⁽²⁾ | 0 | _ | 0 | | 0 | | ns |
| tPD | Chip Disable to Power Down Time ⁽²⁾ | _ | 50 | _ | 50 | _ | 50 | ns |

6.XX


NOTES:

- 1. Transition is measured ±200mV from Low or High-impedance voltage with load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- "X" in part number indicates power rating (S or L).
- 4. Industrial temperature: for specific speeds, packages and powers contact your sales office.


6

3742 tbl 10

TIMING OF POWER-UP POWER-DOWN



WAVEFORM OF READ CYCLES⁽⁵⁾



NOTES:

- 1. Timing depends on which signal is asserted last, $\mathrm{OE}\ \text{or}\ \mathrm{CE}.$
- 2. Timing depends on which signal is de-asserted first, OE or CE.
- 3. tBDD delay is required only in a case where the opposite port is completing a write operation to the same address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 4. Start of valid data depends on which timing becomes effective last, tAOE, tACE, tAA, or tBDD.
- 5. R/W = VIH, and the address is valid prior to or coincidental with CE transition LOW.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(10,11)

| | | 71V4 | 3X25 3X25 I Only | 71V33X35 71V43X35 Com'l Only | | 71V33X55 71V43X55 Com'l Only | | |
|-----------|--|------|------------------------|------------------------------------|------|------------------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| WRITE CYC | CLE | | | | | | | |
| twc | Write Cycle Time ⁽³⁾ | 25 | _ | 35 | | 55 | | ns |
| tew | Chip Enable to End-of-Write | 20 | _ | 25 | | 40 | _ | ns |
| taw | Address Valid to End-of-Write | 20 | _ | 25 | _ | 40 | _ | ns |
| tas | Address Set-up Time | 0 | | 0 | | 0 | | ns |
| twp | Write Pulse Width | 20 | _ | 25 | _ | 40 | _ | ns |
| twr | Write Recovery Time | 0 | _ | 0 | _ | 0 | _ | ns |
| tow | Data Valid to End-of-Write | 15 | _ | 20 | | 25 | | ns |
| tHZ | Output High-Z Time ^(1,2) | _ | 15 | _ | 20 | _ | 20 | ns |
| tон | Data Hold Time ⁽⁴⁾ | 0 | _ | 0 | _ | 5 | _ | ns |
| twz | Write Enable to Output in High-Z ^(1,2) | _ | 15 | _ | 20 | _ | 20 | ns |
| tow | Output Active from End-of-Write ^(1,2,4) | 0 | _ | 0 | _ | 5 | _ | ns |

3742 tbl 11

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE^(10,11)


| | | 71V33X25 71V43X25 Com'l Only | | | 71V33X35 71V43X35 Com'l Only | | 71V33X55 71V43X55 Com'l Only | |
|------------|--|------------------------------------|------|------|------------------------------------|------|------------------------------------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| BUSY TIMIN | IG (For MASTER IDT 71V33) | | | | | | | |
| tbaa | BUSY Access Time from Address | _ | 20 | | 30 | | 40 | ns |
| tBDA | BUSY Disable Time from Address | _ | 20 | _ | 30 | _ | 40 | ns |
| tBAC | BUSY Access Time from Chip Enable | _ | 20 | | 25 | | 35 | ns |
| tBDC | BUSY Disable Time from Chip Enable | | 20 | | 25 | | 30 | ns |
| twdd | Write Pulse to Data Delay ⁽⁵⁾ | | 50 | | 60 | | 80 | |
| todo | Write Data Valid to Read Data Delay ⁽⁵⁾ | | 35 | | 45 | | 65 | |
| tBDD | BUSY Disable to Valid Data ⁽⁶⁾ | | 30 | | 35 | _ | 40 | ns |
| taps | Arbitration Priority Set-up Time ⁽⁷⁾ | 5 | _ | 5 | _ | 5 | _ | ns |
| tw⊢ | Write Hold After BUSY ⁽⁹⁾ | 20 | | 25 | _ | 30 | _ | ns |
| BUSY INPU | T TIMING (For SLAVE IDT 71V43) | | | | | | | |
| twB | BUSY Input to Write ⁽⁸⁾ | 0 | | 0 | _ | 0 | _ | ns |
| tw⊢ | Write Hold After BUSY ⁽⁹⁾ | 20 | _ | 25 | | 30 | _ | ns |
| twdd | Write Pulse to Data Delay ⁽⁵⁾ | | 50 | | 60 | | 80 | ns |
| todo | Write Data Valid to Read Data Delay ⁽⁵⁾ | _ | 35 | _ | 45 | _ | 65 | ns |

NOTES:


3742 tbl 12

- 1. Transition is measured $\pm 200 \text{mV}$ from Low- or High-impedence voltage from the Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization but is not production tested.
- 3. For MASTER/SLAVE combination, two = tbaa + twn + twn, since R/W = VIL must occur after tbaa.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operation conditions. Although tDH and tOW values will very over voltage and temperature, the actual tDH will always be smaller than the actual tOW.
- 5. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and Busy".
- 6. tbdd is calculated parameter and is greater of 0, twdd twp (actual) or tddd tdw (actual).
- To ensure that the earlier of the two ports wins.
- 8. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 9. To ensure that a write cycle is completed on port "B" after contention on port "A".
- 10. "X" in part number indicates power rating (S or L).
- 11. Industrial temperature: for specific speeds, packages and powers contact your sales office.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (R/W CONTROLLED TIMING)(1,5,8)




WRITE CYCLE NO. 2 (CE CONTROLLED TIMING)(1,5)



NOTES:

- 1. R/W or CE must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a CE = VIL and a R/W = VIL.
- 3. twn is measured from the earlier of CE or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state, and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (CE or R/W) is asserted last.
- 7. Timing depends on which enable signal is de-asserted first, CE or OE.
- 8. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. R/W for either upper or lower byte.


TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT READ AND BUSY (2,3,4)



NOTES:

- 1. To ensure that the earlier of the two ports wins, tAPS is ignored for Slave (IDT7143).
- 2. CEL = CER = VIL
- 3. $OE = V \mathbb{L}$ for the reading port.
- 4. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".


TIMING WAVEFORM OF WRITE WITH BUSY(3)




NOTES:

- 1. twH must be met for both BUSY input (IDT71V43, SLAVE) and output (IDT71V33, MASTER).
- 2. BUSY is asserted on port "B" blocking R/W "B", until BUSY "B" goes HIGH.
- 3. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY CE TIMING(1)



TIMING WAVEFORM OF BUSY ARBITRATION CONTROLLED BY ADDRESSES(1)



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (IDT71V33 only).

FUNCTIONAL DESCRIPTION:

The IDT71V33/43 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V33/43 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (CE HIGH). When a port is enabled, access to the entire memory array is permitted. Non-contention READ/WRITE conditions are illustrated in Truth Table I.

BUSY LOGIC

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of BUSY logic is not required or desirable for all applications. In some cases it may be useful to logically OR the BUSY outputs together and use any BUSY indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of BUSY logic is not desirable, the BUSY logic can be disabled by using the IDT71V43 (SLAVE). In the IDT71V43, the BUSY pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the BUSY pins HIGH. If desired, unintended write operations can be prevented to a port by tying the BUSY pin for that port LOW. The BUSY outputs on the IDT71V33 RAM are open drain and require pull-up resistors.

WIDTH EXPANSION WITH BUSY LOGIC MASTER/SLAVE ARRAYS

When expanding an IDT71V33/43 RAM array in width while using BUSY logic, one master part is used to decide which side of the RAM array will receive a BUSY indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the BUSY signal as a write inhibit signal. Thus on the IDT71V33 RAM the BUSY pin is an output and on the IDT71V43 RAM, the BUSY pin is an input (see Figure 4).




Figure 4. Busy and chip enable routing for both width and depth expansion with the IDT71V33 (MASTER) and the IDT71V43 (SLAVE).

Expanding the data bus width to 32 bits or more in a Dual-Port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now BUSY and the CPUs will await indefinitely for their port to become free.

To avoid the "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding Dual-Port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all Dual-Port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

TRUTH TABLE I - NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

| | | LEFT OR | RIGHT P | ORT ⁽¹⁾ | | |
|-------|-------|---------|---------|--------------------|-----------------|--|
| R/WLB | R/Wub | CE | OE | I/O ₀₋₇ | I/O8-15 | Function |
| Х | Х | Н | Х | Z | Z | Port Disabled and in Power Down Mode, ISB2, ISB4 |
| Х | Х | Н | Х | Z | Z | CER = CEL = VIH, Power Down Mode, ISB1 or ISB3 |
| L | L | L | Х | DATAIN | DATAIN | Data on Lower Byte and Upper Byte Written into Memory ⁽²⁾ |
| L | Н | L | L | DATAIN | DATA оит | Data on Lower Byte Written into Memory ⁽²⁾ , Data in Memory Output on Upper Byte ⁽³⁾ |
| Н | L | L | I | DATAout | DATAIN | Data in Memory Output on Lower Byte ⁽³⁾ , Data on Upper Byte Written into Memory ⁽²⁾ |
| L | Н | L | Н | DATAIN | Z | Data on Lower Byte Written into Memory ⁽²⁾ |
| Н | L | L | Н | Z | DATAIN | Data on Upper Byte Written into Memory ⁽²⁾ |
| Н | Н | L | L | DATAout | DATA out | Data in Memory Output on Lower Byte and Upper Byte |
| Н | Н | L | Н | Z | Z | High Impedance Outputs |

3742 tbl 13

NOTES:

- 1. AoL A10L ≠ A0R A10R
- 2. If BUSY = VIL, data is not written.
- 3. If BUSY = VIL, data may not be valid, see twop and topo timing.
- 4. "H" = VIH, "L" = VIL, "X" = Don't Care, "Z" = High Impedance, "LB" = Lower Byte, "UB" = Upper Byte

TRUTH TABLE I I — ADDRESS BUSY ARBITRATION


| | In | puts | Out | puts | |
|-----|-----|----------------------|-------------------------------|----------------------|---|
| CEL | CER | Aol-A10L Aor-A10R | BUS Y L ⁽¹⁾ | BUSYR ⁽¹⁾ | Function |
| Х | Х | NO MATCH | Н | Н | Normal |
| Н | Х | MATCH | Н | Н | Normal |
| Х | Н | MATCH | Н | Н | Normal |
| L | L | MATCH | (2) | (2) | W rite Inhibit ⁽³⁾ |

3742 tbl 14

NOTES:

- Pins BUSYL and BUSYR are both outputs on the IDT71V33 (MASTER).
 Both are inputs on the IDT71V43 (SLAVE). On Slaves the BUSY input internally inhibits writes.
- "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.


ORDERING INFORMATION



3742 drw 15

NOTE:

Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.



PACKAGE DIAGRAM OUTLINES

PLCC (Continued)

| | | REVISIONS | - | |
|-------|-----|------------------------|----------|----------|
| DCN | REV | DESCRIPTION | DATE | APPROVED |
| 27647 | 06 | REDRAW TO JEDEC FORMAT | 03/15/95 | |

| | DWG # | | J28- | 1 | DWG | 1 | J44-1 | | DWG | 1 | J52- | 1 | DWG | # | J68- | 1 | DWG | # | J84- | 1 |
|----|-----------------|------|---------|-----|------|----------|-------------|-----|------|----------|-------|-----|------|----------|------|-----|-------|----------|-------|------------|
| Ş | JEDEC VARIATION | | RIATION | | JEDE | C VARIAT | VARIATION N | | JEDE | C VARIAT | ion . | N | JEDE | C VARIAT | 10N | N | JEDE | C VARIAT | ION | |
| 9 | | AB | |] 🖁 | | AC | |] P | | AD | | 🖁 | | AE | | P | | AF | | ļĝ |
| Ľ | MIN | NOM | MAX | E | MIN | NOM | MAX | É | MIN | NOM | MAX | Ė | MIN | NOM | MAX | È | MIN | NOM | MAX | Ė |
| A | .165 | .172 | .180 | | .165 | .172 | .180 | | .165 | .172 | .180 | | .165 | .172 | .180 | | .165 | .172 | .180 | |
| A1 | .095 | .105 | .115 | | .095 | .105 | .115 | | .095 | .105 | .115 | | .095 | .105 | .115 | | .095 | .105 | .115 | _ |
| A2 | .062 | _ | .083 | | .062 | - | .083 | | .062 | T - | .083 | | .062 | - | .083 | М | .059 | - | .080 | _ |
| D | .485 | .490 | .495 | | .685 | .690 | .695 | | .785 | .790 | .795 | | .985 | .990 | .995 | | 1.185 | 1,190 | 1.195 | |
| D1 | .450 | .453 | .456 | 3,4 | .650 | .653 | .656 | 3,4 | .750 | .753 | .756 | 3,4 | .950 | .953 | .956 | 3.4 | 1,150 | 1.154 | 1,156 | 3.4 |
| D2 | .195 | .205 | .215 | 5 | .295 | .305 | .315 | 5 | .345 | .355 | .365 | 5 | .445 | .455 | .465 | 5 | .545 | .555 | .565 | 5 |
| Ε | .485 | .490 | .495 | | .685 | .690 | .695 | | .785 | .790 | .795 | | .985 | .990 | .995 | | 1.185 | 1,190 | 1,195 | - <u>-</u> |
| E١ | .450 | .453 | .456 | 3,4 | .650 | .653 | 656 | 3,4 | .750 | .753 | .756 | 3,4 | .950 | 953 | .956 | 3,4 | 1,150 | 1.154 | 1.156 | 3,4 |
| E2 | .191 | .205 | .219 | 5 | .291 | .305 | .319 | 5 | .341 | .355 | .369 | 5 | .441 | .455 | .469 | 5 | .541 | .555 | .569 | 5 |
| N | | 28 | | | | 44 | | | 1 | 52 | | | | 68 | | | | 84 | | Ť |

NOTES:

1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-

⚠ DIMENSIONS D1 AND E1 ARE TO BE DETERMINED AT DATUM PLANE —H—

⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .010 PER SIDE. D1 AND E1 ARE BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH

△ DIMENSIONS D2 AND E2 ARE TO BE DETERMINED AT SEATING PLANE —C—CONTACT POINT

DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .007 TOTAL MAXIMUM PER LEAD


A EXACT SHAPE OF EACH CORNER IS OPTIONAL

10 ALL DIMENSIONS ARE IN INCHES

 Φ

THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-018, VARIATION AB, AC, AD, AE & AF. EXCEPTIONS: JEDEC MAXIMUM BASE METAL LEAD WIDTH IS .018

| TOLERANCES UNLESS SPEI DECIMAL XX± XXX± XXXX± | | | Integrated Devic 2975 Stender Woy, 5 PHONE: (408) 727-8 FAX: (408) 492-8674 | ianta Clore, CA 116 | 95054 |
|--|----------|-------|--|------------------------|-------|
| APPROVALS | DATE | TITLE | PL PACKAGE OUTLI | NE | |
| DRAWN ALA | 08/15/86 | 1 | SQUARE PLCC | | |
| CHECKED | | 1 | .050 PITCH | | |
| | | SIZE | DRAWING No. | | REV |
| | | С | PSC-40 | 800 | 06 |
| | | DO NO | T SCALE DRAWING | 01 | 1 |
| | | | | 0, | ٦ |



PACKAGE DIAGRAM OUTLINES

TQFP (Continued)


| | DWG PN64-1 | | 1 | DWC | ; | PN80 | -1 | DW | G / | PN10 | 0-1 | DW | 3 # | PN12 | 0-1 | |
|-----|-------------------|---------------|------|-----|-------------------|---------------|---------|-----|-----------------|----------------|------|--------|-------------|----------------|--------|----------|
| Ş | JEDEC VARIATION N | | | Z | JEDEC VARIATION , | | | N | JEDEC VARIATION | | | N | JEDEC VARIA | | TION N | |
| B | | BP | | P | | BQ | | P | | BR | | Ŷ | | BS | | P |
| , | MIN | NOM | MAX | E | MIN | NOM | MAX | Ē | MIN | NOM | MAX |] É | MIN | NOM | MAX | Ė |
| A | - | | 1.60 | | _ | - | 1.60 | | - | - ⁻ | 1.60 | | | - | 1.60 | |
| A1 | .05 | .10 | .15 | | .05 | .10 | .15 | | .05 | .10 | .15 | | .05 | .10 | .15 | |
| A2 | 1.35 | 1.40 | 1.45 | | 1.35 | 1.40 | 1.45 | | 1.35 | 1.40 | 1.45 | | 1.35 | 1.40 | 1.45 | |
| ٥ | | 6.00 BS | C | 4 | 16.00 BSC | | | 4 | 16.00 BSC | | | 4 | | 6.00 85 | c | 4 |
| 01 | 1 | 14.00 BS | С | 5,2 | 1 | 14.00 BSC | | 5,2 | 14.00 BSC | | 5,2 | | 4.00 89 | C | 5,2 | |
| E | 1 | 16.00 BS | C | 4 | 1 | 6.00 85 | С | 4 | 16.00 BSC | | 4 | | 6.00 BS | C | 4 | |
| E١ | .1 | 14.00 BSC 5,2 | | | 1 | 4.00 BS | С | 5,2 | | 14.00 BS | С | 5,2 | | 14.00 BS | iC . | 5.2 |
| N | 64 | | 64 | | | 80 | | | | 100 | | | | 120 | | T |
| e | .80 BSC | | SC | | .65 BSC | | .65 BSC | | | .50 BSC | | | | .40 BSC | | † |
| Ь | .30 | .37 | .45 | 7 | .22 | .22 .32 .38 7 | | .17 | .22 | .27 | 7 | .13 | .18 | .23 | 7 | |
| ы | .30 | .35 | .40 | | .22 | .30 | .33 | | .17 | .20 | .23 | | .13 | .16 | .19 | 1 |
| ccc | - | - | .10 | | - | _ | .10 | | - | i - | .08 | \top | _ | - | .08 | |
| ppp | - | _ | .20 | | - | - | .13 | | - | | .08 | | - | - | .07 | 1 |

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm
- ⚠ DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- Δ DIMENSIONS D AND ε ARE TO BE DETERMINED AT SEATING PLANE -C-
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH
- DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm in excess of the 6 dimension at maximum material condition. Dambar cannot be located on the lower radius or the foot.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP
- 10 ALL DIMENSIONS ARE IN MILLIMETERS
- 11 This outline conforms to jedec publication 95 registration MO-136, variation 8P, 8Q, 8R & 8S

| | REVISIONS | | | | | | | | | | | | |
|-------|-----------|------------------------|----------|----------|--|--|--|--|--|--|--|--|--|
| DCN | REV | DESCRIPTION | DATE | APPROVED | | | | | | | | | |
| 22167 | 00 | INITIAL RELEASE | 03/12/92 | T. VU | | | | | | | | | |
| 23823 | 01 | ADD 80 & 100 LD | 02/26/93 | T. VU | | | | | | | | | |
| 24911 | 02 | ADD 120 LD | 10/06/93 | T. VU | | | | | | | | | |
| 27384 | 03 | REDRAW TO JEDEC FORMAT | 11/18/94 | | | | | | | | | | |

LAND PATTERN DIMENSIONS



| | MIN | MAX | MRN | MAX | MIN | MAX | MIN | MAX |
|----|-------|-------|-----------|-------|-------|-------|-------|---------|
| ď | 16.80 | 17.00 | 16.80 | 17.00 | 16.80 | 17.00 | 16.80 | 17.00 |
| P1 | 13.80 | 14.00 | 13.80 | 14.00 | 13.80 | 14.00 | 13.80 | 14.00 |
| P2 | 12.00 | BSC | 12.35 BSC | | 12.00 | BSC | 11.60 | BSC |
| Χ | .40 | .60 | .30 | .50 | .30 | 40 | .20 | .30 |
| e | .80 (| SC | .65 BSC | | .50 (| 3SC | .40 (| SSC SSC |
| N | 6 | 64 | | 80 | | 00 | 1 | 20 |

| TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXXX± | CIRED ANGULAR ± | | Integrated Device Technology 2975 Stender Way, Santa Clore, CA 4 PHONE: (408) 727-5116 FAM: (408) 492-8874 TWM: 910-33 | 95054 |
|---|-----------------------|-------|---|-----------|
| APPROVALS | DATE | TITLE | PN PACKAGE OUTLINE | |
| DRAWN ALA | 03/12/92 | | 14.0 X 14.0 X 1.4 mm TQFP | |
| CHECKED | · · · · | | 1.00/.10 FORM | |
| | | SIZE | DRAWING No. | REV |
| | | С | PSC-4036 | 03 |
| | | DO NO | OT SCALE DRAWING | <u>()</u> |
| | | | la | K |

■ 4825771 0021997 468 **■**