



MOTOROLA

MC2917A

**QUAD THREE-STATE BUS TRANSCEIVER
WITH INTERFACE LOGIC**

The MC2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the Bus inputs) are one LS unit load. The three-state bus output can sink up to 48 mA at 0.5 V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is High, the driver is disabled.

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the A_n data into this driver register on the Low-to-High transition.



Data from the A input is inverted at the Bus output. Likewise, the data at the Bus input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable (\overline{RLE}) input. When the \overline{RLE} input is Low, the latch is open and the receiver outputs will follow the bus inputs (Bus data inverted and \overline{OE} Low). When the \overline{RLE} input is High, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control (\overline{OE}) input. When \overline{OE} is High, the receiver outputs are in the high-impedance state.

The MC2917A features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is Low (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is High, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated; and, if the driver is in the high-impedance state, the Bus parity is checked.


FEATURES

- Quad High speed LSI Bus Transceiver
- Three-state Bus Driver
- D-type Register on Driver
- Bus Driver Output Can Sink 48 MA at 0.5 V Max
- Internal Odd 4-bit Parity Checker/Generator
- Receiver Has Output Latch for Pipeline Operation
- Three-state Receiver Outputs Sink 12 mA
- Advanced Low-power Schottky Processing
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883
- 3.5 V Minimum Output High Voltage for Direct Interface to MOS Microprocessors

**TTL
QUAD THREE-STATE
BUS TRANSCEIVER
WITH INTERFACE LOGIC**



PIN ASSIGNMENT



ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	MC2917APC
Hermetic DIP	0°C to +70°C	MC2917ALC
Hermetic DIP	-55°C to +125°C	MC2917ALM
Hermetic Flat Pack	-55°C to +125°C	MC2917AFM

4

4

MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, into Outputs (Except Bus)	30 mA
DC Output Current, into Bus	100 mA
DC Input Current	-30 mA to +5.0 mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

MC2917AXC – T_A = 0°C to +70°C, V_{CC} = 5.0 V ± 5% (Commercial), Min = 4.75 V, Max = 5.25 V
 MC2917AXM – T_A = -55°C to +125°C, V_{CC} = 5.0 V ± 10% (Military), Min = 4.5 V, Max = 5.5 V

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Conditions (Note 1)		Min	Typ	Max	Unit
V _{OL}	Bus Output Low Voltage	V _{CC} = Min	I _{OL} = 24 mA			0.4	Volts
			I _{OL} = 48 mA			0.5	
V _{OH}	Bus Output High Voltage	V _{CC} = Min	Commercial, I _{OH} = -20 mA	2.4			Volts
			Military, I _{OH} = -15 mA	2.4			
I _O	Bus Leakage Current (High Impedance)	V _{CC} = Max Bus Enable = 2.4 V	V _O = 0.4 V			-200	μA
			V _O = 2.4 V			50	
			V _O = 4.5 V			100	
I _{off}	Bus Leakage Current (Power off)	V _O = 4.5 V V _{CC} = 0 V				100	μA
V _{IH}	Receiver Input High Threshold	Bus Enable = 2.4 V		2.0			Volts
V _{IL}	Receiver Input Low Threshold	Bus Enable = 2.4 V	Commercial			0.8	Volts
			Military			0.7	
I _{SC}	Bus Output Short Circuit Current	V _{CC} = Max V _O = 0 V		-50	-120	-225	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Unit
V _{OH}	Receiver Output High Voltage	V _{CC} = Min	Military, I _{OH} = -1.0 mA	2.4	3.4		Volts
		V _{in} = V _{IL} or V _{IH}	Commercial, I _{OH} = -2.6 mA	2.4	3.4		
		V _{CC} = 5.0 V, I _{OH} = -100 μA		3.5			
V _{OH}	Parity Output High Voltage	V _{CC} = Min, I _{OH} = -660 μA V _{in} = V _{IH} or V _{IL}	Military	2.5	3.4		Volts
			Commercial	2.7	3.4		
V _{OL}	Output Low Voltage (Except Bus)	V _{CC} = Min V _{in} = V _{IL} or V _{IH}	I _{OL} = 4.0 mA		0.27	0.4	Volts
			I _{OL} = 8.0 mA		0.32	0.45	
			I _{OL} = 12 mA		0.37	0.5	
V _{IH}	Input High Level (Except Bus)	Guaranteed input logical High for all inputs		2.0			Volts
V _{IL}	Input Low Level (Except Bus)	Guaranteed input logical Low for all inputs		Military		0.7	Volts
				Commercial		0.8	
V _I	Input Clamp Voltage (Except Bus)	V _{CC} = Min, I _{in} = -18 mA				-1.2	Volts
I _{IL}	Input Low Current (Except Bus)	V _{CC} = Max, V _{in} = 0.4 V	BE, RLE			-0.72	mA
			All other inputs			-0.36	
I _{IH}	Input High Current (Except Bus)	V _{CC} = Max, V _{in} = 2.7 V				20	μA
I _I	Input High Current (Except Bus)	V _{CC} = Max, V _{in} = 7.0 V				100	μA
I _{SC}	Output Short Circuit Current (Except Bus)	V _{CC} = Max	Receiver	-30		-130	mA
			Parity	-20		-100	
I _{CC}	Power Supply Current	V _{CC} = Max			63	95	mA
I _O	Off-State Output Current (Receiver Outputs)	V _{CC} = Max	V _O = 2.4 V			50	μA
			V _O = 0.4 V			-50	


- NOTES: 1. For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
 2. Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Conditions	MC2917AXM			MC2917AXC			Unit
			Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	
t _{PHL}	Driver Clock (DRCP) to Bus	C _L (Bus) = 50 pF	—	21	36	—	21	32	ns
t _{PLH}		R _L (Bus) = 130 Ω	—	21	36	—	21	32	
t _{ZH} , t _{ZL}	Bus Enable (BE) to Bus	C _L = 15 pF R _L = 2.0 k	—	13	26	—	13	23	ns
t _{HZ} , t _{LZ}			—	13	21	—	13	18	
t _s	A Data Input		15	—	—	12	—	—	ns
t _h			8.0	—	—	6.0	—	—	
t _{PW}	Clock Pulse Width (High)		20	—	—	17	—	—	ns
t _{PLH}	Bus to Receiver Output (Latched Enabled)		—	18	33	—	18	30	ns
t _{PHL}			—	18	30	—	18	27	
t _{PLH}	Latch Enable to Receiver Output		—	21	33	—	21	30	ns
t _{PHL}			—	21	30	—	21	27	
t _s	Bus to Latch Enable (RLE)		15	—	—	13	—	—	ns
t _h		6.0	—	—	4.0	—	—		
t _{PLH}	A Data to Odd Parity Out (Driver Enabled)	—	32	46	—	32	42	ns	
t _{PHL}		—	26	40	—	26	36	ns	
t _{PLH}	Bus to Odd Parity Out (Driver Inhibit)	—	21	36	—	21	32		
t _{PHL}		—	21	36	—	21	32	ns	
t _{PLH}	Latch Enable (RLE) to Odd Parity Output	—	21	36	—	21	32		
t _{PHL}		—	21	36	—	21	32	ns	
t _{ZH} , t _{ZL}	Output Control to Output	—	14	26	—	14	23		
t _{HZ} , t _{LZ}		C _L = 5 pF, R _L = 2.0 k	—	14	26	—	14	23	




LOGIC DIAGRAM



4

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



FUNCTION TABLE

A _n	DRCP	Inputs			Internal to Device		Bus	Output	Function
		\overline{BE}	RLE	\overline{OE}	D _n	Q _n	Bus _n	R _n	
X	X	H	X	X	X	X	H	X	Driver output disable
X	X	X	X	H	X	X	X	X	Receiver output disable
X	X	H	L	L	X	L	L	H	Driver output disable and receive data via Bus input
X	X	H	L	L	X	H	H	L	
X	X	X	H	X	X	NC	X	X	Latch received data
L	↑	X	X	X	L	X	X	X	Load driver register
H	↑	X	X	X	H	X	X	X	
X	L	X	X	X	NC	X	X	X	No driver clock restrictions
X	H	X	X	X	NC	X	X	X	
X	X	L	X	X	L	X	H	X	Drive Bus
X	X	L	X	X	H	X	L	X	

H = High
L = Low
Z = High impedance
NC = No change
X = Don't care
↑ = Low-to-high transition

PARITY OUTPUT FUNCTION TABLE


\overline{BE}	Odd Parity Output
L	ODD = A0 ⊕ A1 ⊕ A2 ⊕ A3
H	ODD = Q0 ⊕ Q1 ⊕ Q2 ⊕ Q3

DEFINITIONS OF FUNCTIONAL TERMS

- DRCP** Driver Clock Pulse. Clock pulse for the driver register.
- \overline{BE}** Bus Enable. When the Bus Enable is Low, the four drivers are in the high impedance state.
- Bus0, Bus1, Bus2, Bus3** The four driver outputs and receiver inputs (data is inverted).
- R0, R1, R2, R3** The four receiver outputs. Data from the bus is inverted while data from the A or B inputs is non-inverted.


- RLE** Receiver Latch Enable. When \overline{RLE} is Low, data on the Bus inputs is passed through the receiver latches. When \overline{RLE} is High, the receiver latches are closed and will retain the data independent of all other inputs.
- ODD** Odd parity output generates parity with the driver enabled. Checks parity with the driver in the high impedance state.
- \overline{OE}** Output Enable. When the \overline{OE} input is High, the four three-state receiver outputs are in the high impedance state.

SWITCHING WAVEFORMS




4

SWITCHING TEST CIRCUIT



APPLICATIONS



PACKAGE DIMENSIONS

4

