

MC2917A

QUAD THREE-STATE BUS TRANSCEIVER WITH INTERFACE LOGIC

The MC2917A is a high-performance, low-power Schottky bus transceiver intended for bipolar or MOS microprocessor system applications. The device consists of four D-type edge-triggered flip-flops. The flip-flop outputs are connected to four three-state bus drivers. Each bus driver is internally connected to the input of a receiver. The four receiver outputs drive four D-type latches that feature three-state outputs. The device also contains a four-bit odd parity checker/generator.

The LSI bus transceiver is fabricated using advanced low-power Schottky processing. All inputs (except the Bus inputs) are one LS unit load. The three-state bus output can sink up to 48 mA at 0.5 V maximum. The bus enable input (\overline{BE}) is used to force the driver outputs to the high-impedance state. When \overline{BE} is High, the driver is disabled

The input register consists of four D-type flip-flops with a buffered common clock. The buffered common clock (DRCP) enters the $A_{\rm D}$ data into this driver register on the Low-to-High transition.


Data from the A input is inverted at the Bus output. Likewise, the data at the Bus input is inverted at the receiver output. Thus, data is non-inverted from driver input to receiver output. The four receivers each feature a built-in D-type latch that is controlled from the buffered receiver latch enable ($\overline{\rm RLE}$) input. When the $\overline{\rm RLE}$ input is Low, the latch is open and the receiver outputs will follow the bus inputs (Bus data inverted and $\overline{\rm OE}$ Low). When the $\overline{\rm RLE}$ input is High, the latch will close and retain the present data regardless of the bus input. The four latches have three-state outputs and are controlled by a buffered common three-state control ($\overline{\rm OE}$) input. When $\overline{\rm OE}$ is High, the receiver outputs are in the high-impedance state.

The MC2917A features a built-in four-bit odd parity checker/generator. The bus enable input (\overline{BE}) controls whether the parity output is in the generate or check mode. When the bus enable is Low (driver enabled), odd parity is generated based on the A field data input to the driver register. When \overline{BE} is High, the parity output is determined by the four latch outputs of the receiver. Thus, if the driver is enabled, parity is generated; and, if the driver is in the high-impedance state, the Bus parity is checked.

FEATURES

- Quad High speed LSI Bus Transceiver
- Three-state Bus Driver
- D-type Register on Driver
- Bus Driver Output Can Sink 48 MA at 0.5 V Max
- Internal Odd 4-bit Parity Checker/Generator
- Receiver Has Output Latch for Pipeline Operation
- Three-state Receiver Outputs Sink 12 mA
- Advanced Low-power Schottky Processing
- 100% Reliability Assurance Testing in Compliance With MIL-STD-883
- 3.5 V Minimum Output High Voltage for Direct Interface to MOS Microprocessors

TTL QUAD THREE-STATE BUS TRANSCEIVER WITH INTERFACE LOGIC



PIN ASSIGNMENT 1						
1 RLE VCC 20 2 R0 DRCP 19 3 A0 R3 18 4 Bus0 A3 17 5 Gnd Bus3 16 6 Bus1 Gnd 15 7 A1 Bus2 14 8 R1 A2 13 9 BE R2 12		PIN ASS	IGNMEN'	r		
2 R0 DRCP 19 3 A0 R3 18 4 Bus0 A3 17 5 Gnd Bus3 16 6 Bus1 Gnd 15 7 A1 Bus2 14 8 R1 A2 13 9 BE R2 12		<u> </u>		1		
3 A0 R3 18 4 Bus0 A3 17 5 Gnd Bus3 16 6 Bus1 Gnd 15 7 A1 Bus2 14 8 R1 A2 13 9 BE R2 12	1 ==	RLE	٧cc	Þ	20	
8	2 ⊏	R0	DRCP	Þ	19	
5 Gnd Bus3 16 6 Bus1 Gnd 15 7 A1 Bus2 14 8 R1 A2 13 9 BE R2 12	3 ⊏	ΑO	R3	Þ	18	
6 Bus1 Gnd 15 7 A1 Bus2 14 8 R1 A2 13 9 BE R2 12	4 🗀	Bus O	A3	\vdash	17	
7 A1 Bus 2 14 8 R1 A2 13 9 BE R2 12	5 🗀	Gnd	Bus 3	Þ	16	
8 R1 A2 13 9 BE R2 12	6 ⊏	Bus 1	Gnd	\vdash	15	
9 BE R2 12	7 ⊏	Α1	Bus 2	\vdash	14	
	8 🗀	R1	A2	\vdash	13	
10 CODD OE 11	9 🗖	BE	R2		12	
	10 🗀	000	ÕE		11	
		L		j		

ORDERING INFORMATION							
Package Type	Temperature Range	Order Number					
Molded DIP	0°C to +70°C	MC2917APC					
Hermetic DIP	0°C to +70°C	MC2917ALC					
Hermetic DIP	-55°C to +125°C	MC2917ALM					
Hermetic Flat Pack	-55°C to +125°C	MC2917AFM					

MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential	-0.5 V to +7.0 V
DC Voltage Applied to Outputs for High Output State	-0.5 V to +V _{CC} max
DC Input Voltage	-0.5 V to +5.5 V
DC Output Current, into Outputs (Except Bus)	30 mA
DC Output Current, into Bus	100 mA
DC Input Current	-30 mA to +5.0 mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise noted)

MC2917AXC - T_A = 0°C to +70°C, V_{CC} = 5.0 V ±5% (Commercial), Min = 4.75 V, Max = 5.25 V MC2917AXM - T_A = -55°C to +125°C, V_{CC} = 5.0 V ±10% (Military), Min = 4.5 V, Max = 5.5 V

BUS INPUT/OUTPUT CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Co		Min	Typ	Max	Unit	
VOL	Bus Output Low Voltage	V _{CC} = Min I _{OL} = 24 mA					0.4	Volts
0.			I _{OL} = 48 mA			,	0.5	
Voн	Bus Output High	V _{CC} = Min	Commercial, Ic)H = ~20 mA	2.4			Volts
• • • • • • • • • • • • • • • • • • • •	Voltage		Military, IOH =	-15 mA	2.4			
lo.	Bus Leakage Current	V _{CC} = Max	V _O = 0.4 V				-200	μА
•	(High Impedance)	Bus Enable = 2.4 V	V _O = 2.4 V			50		
		V _O = 4.5 V					100	l
loff	Bus Leakage Current (Power off)	V _O = 4.5 V V _{CC} = 0 V					100	μА
VIH	Receiver Input High Threshold	Bus Enable = 2.4 V			2.0			Volts
VIL	Receiver Input Low	Bus Enable = 2.4 V Commercial		Commercial			8.0	Volts
	Threshold	Military					0.7	
Isc	Bus Output Short Circuit Current	V _{CC} = Max V _O = 0 V			-50	-120	-225	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter	Description	Test Conditions (Note 1)				Typ (Note 2)	Max	Unit
VOH	Receiver Output	V _{CC} = Min	-1.0 mA	2.4	3.4		Volts	
• • • • • • • • • • • • • • • • • • • •	High Voltage	Vin = ViL or VIH Commercial, IOH = -2.6 mA			2.4	3.4		
		V _{CC} = 5.0 V, I _{OH} = -100	μА		3.5			
Voн	Parity Output High		2.5	3.4		Volts		
0	Voltage	Vin = ViH or VIL		Commercial	2.7	3.4		
VOL	Output Low Voltage	V _{CC} = Min	IOL = 4.0 mA			0.27	0.4	Volts
(Except Bus)	Vin = VIL or VIH	I _{OL} = 8.0 mA			0.32	0.45		
			IOL = 12 mA			0.37	0.5	
VIH	Input High Level (Except Bus)	Guaranteed input logical H	2.0			Volts		
VIL	Input Low Level	Guaranteed input logical Low					0.7	Volts
	(Except Bus)	for all inputs Commercial					8.0	<u></u>
VI	Input Clamp Voltage (Except Bus)	V _{CC} = Min, I _{in} = -18 mA			-1.2	Volts		
lil.	Input Low Current	V _{CC} = Max, V _{in} = 0.4 V	BE, RLE	BE, RLE			-0.72	mA
	(Except Bus)		All other input	other inputs			-0.36	
¹ ІН	Input High Current (Except Bus)	V _{CC} = Max, V _{in} = 2.7 V					20	μА
l ₁	Input High Current (Except Bus)	V _{CC} = Max, V _{in} = 7.0 V					100	μА
Isc	Output Short Circuit	V _{CC} = Max Receiver			-30		-130	mA
	Current (Except Bus)				-20		- 100	
Icc	Power Supply Current	V _{CC} = Max				63	95	mA
10	Off-State Output Current	Vcc = Max	V _O = 2.4 V			1	50	μΑ
.0	(Receiver Outputs)	55	V _O = 0.4 V			T	-50	

NOTES: 1. For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device

^{2.} Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.


^{3.} Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE


				MC2917AXI	М		/C2917AX	С	
Parameter	Description	Test Conditions	Min	Typ (Note 2)	Max	Min	Typ (Note 2)	Max	Unit
tPHL.	Driver Clock (DRCP) to Bus	C _L (Bus) = 50 pF	_	21	36	-	21	32	ns
^t PLH	1	R _L (Bus) = 130 Ω		21	36	_	21	32]
tZH,tZL	Bus Enable (BE) to Bus			13	26	-	13	23	ns
tHZ,tLZ			_	13	21	-	13	18	
ts	A Data Input	C _L = 15 pF	15	_	-	12	-	-	ns
^t h	1	R _L = 2.0 k	8.0	_		6.0	-	-	
tpw	Clock Pulse Width (High)		20			17	-	-	ns
[†] PLH	Bus to Receiver Output	7		18	33	-	18	30	ns
tPHL.	(Latch Enabled)		_	18	30	-	18	27	
tPLH	Latch Enable to Receiver Output	7	-	21	33	-	21	30	ns
tPHL.			-	21	30		21	27	
ts	Bus to Latch Enable (RLE)	7	15	-		13	-	-	ns
th	1	'	6.0	-	-	4.0	_		
tPLH	A Data to Odd Parity Out		-	32	46	-	32	42	nş
tPHL.	(Driver Enabled)		-	26	40	-	26	36	1
tPLH .	Bus to Odd Parity Out		_	21	36	-	21	3 2	ns
tPHL	(Driver Inhibit)			21	36	_	21	32	l
tPLH	Latch Enable (RLE) to Odd	7		21	36	_	21	32	ns
tPHL.	Parity Output		_	21	36	-	21	32	
[†] ZH, [†] ZL	Output Control to Output		-	14	26	_	14	23	ns
tHZ,tLZ	1	CL = 5 pF,RL = 2.0 k	-	14	26	_	14	23	

The second of the second that is

LOGIC DIAGRAM



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



FUNCTION TABLE

		Inputs			Inte to D		Bus	Output	
An	DRCP	BE	RLE	ŌĒ	D _n	Q _n	Busn	Rn	Function
х	X	н	X	×	×	×	Н	×	Driver output disable
×	Х	х	×	Н	×	х	×	Z	Receiver output disable
×	×	Н	L	L	×	L	L	н	Driver output disable
x	х.	н	L	L	×	н	н	L	and receive data via Bus input
×	×	×	н	×	×	NC	×	×	Latch received data
L	†	×	×	×	L	×	×	×	Load driver register
н	t	×	×	×	н	×	×	×	
х	L	×	×	×	NC	×	х	×	No driver clock restrictions
×	н	×	×	×	NC	×	×	×	
х	×	L	×	×	L	×	н	×	Drive Bus
x	×	L	×	×	н	×	L	×	

H ≃ High L = Low Z = High impedance NC = No change X = Don't care

† = Low-to-high transition

PARITY OUTPUT FUNCTION TABLE

BE	Odd Parity Output						
L	ODD = A0 ⊕ A1 ⊕ A2 ⊕ A3						
н	ODD = Q0 0 Q1 0 Q2 0 Q3						

DEFINITIONS OF FUNCTIONAL TERMS

DRCP

Driver Clock Pulse. Clock pulse for the driver register.

the four drivers are in the high impedance

RLE

Receiver Latch Enable. When RLE is Low, data on the Bus inputs is passed through the receiver latches. When RLE is High, the receiver latches are closed and will retain the

BE Bus Enable. When the Bus Enable is Low,

ODD

Odd parity output generates parity with the driver enabled. Checks parity with the driver in the high impedance state.

state. BusO, Bus1, The four driver

ŌE

Bus0, Bus1, The four driver outputs and receiver inputs Bus2. Bus3 (data is inverted).

Output Enable. When the OE input is High, the four three-state receiver outputs are in

data independent of all other inputs.

RO, R1. The four receiver outputs. Data from the bus


OE

R2, R3


is inverted while data from the A or B inputs is non-inverted.

the high impedance state.


SWITCHING WAVEFORMS



SWITCHING TEST CIRCUIT



APPLICATIONS



PACKAGE DIMENSIONS

