



# 4-Bit Binary Counter (with Synchronous Clear)


**ELECTRICALLY TESTED PER:  
MIL-M-38510/31512**

The 'LS163A is a high-speed 4-bit synchronous counter. It is edge-triggered, synchronously presettable, and cascadable MSI building blocks for counting, memory addressing, frequency division and other applications. The 'LS163A can count modulo 16 (binary).

The 'LS163A has a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.

- Synchronous Counting and Loading
- Two Count Enable Inputs For High-Speed Synchronous Expansion
- Terminal Count Fully Decoded
- Typical Count Rate of 35 MHz

**LOGIC DIAGRAM**



## Military 54LS163A



**AVAILABLE AS:**

- 1) JAN: JM38510/31512BXA
- 2) SMD: 7603401
- 3) 883C: 54LS163A/BXAJC

**X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2**

**\*Call Factory for latest update**

**PIN ASSIGNMENTS**

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION A)
CR	1	1	2	GND
CP	2	2	3	VCC
A	3	3	4	VCC
B	4	4	5	VCC
C	5	5	7	VCC
D	6	6	8	VCC
E <sub>nP</sub>	7	7	9	VCC
GND	8	8	10	GND
Ld	9	9	12	VCC
E <sub>nT</sub>	10	10	13	VCC
Q <sub>D</sub>	11	11	14	VCC
Q <sub>C</sub>	12	12	15	VCC
Q <sub>B</sub>	13	13	17	VCC
Q <sub>A</sub>	14	14	18	VCC
RC	15	15	19	VCC
VCC	16	16	20	VCC

**BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX**


**MODE SELECT TABLE**

CR	Ld	E <sub>nT</sub>	E <sub>nP</sub>	Action on the Rising Clock Edge (┐)
L	X	X	X	Reset (Clear)
H	L	X	X	Load (D <sub>n</sub> -Q <sub>n</sub> )
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)


H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care

## 54LS163A

### CONNECTION DIAGRAM



### STATE DIAGRAM



### FUNCTIONAL DESCRIPTION

The 'LS163A is a 4-bit synchronous counter with a synchronous Parallel Enable (Load) feature. The counter consists of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs, Parallel Enable ( $\bar{L}_d$ ), Count Enable Parallel ( $E_{nP}$ ) and Count Enable Trickle ( $E_{nT}$ ), select the mode of operation as shown in the table below. The Count Mode is enabled when the  $E_{nP}$ ,  $E_{nT}$ , and  $\bar{L}_d$  inputs are HIGH. When the  $\bar{L}_d$  is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the  $E_{nP}$  or  $E_{nT}$  can be used to inhibit the count sequence. With the  $\bar{L}_d$  held HIGH, a LOW on either the  $E_{nP}$  or  $E_{nT}$  inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two

Pin Names		Loading (Note b)	
		HIGH	LOW
Load	Parallel Enable (Active LOW)	1.0 U.L.	0.5 U.L.
A-D	Parallel Inputs (Data Inputs)	0.5 U.L.	0.25 U.L.
$E_{nP}$	Count Enable Parallel Input	0.5 U.L.	0.25 U.L.
$E_{nT}$	Count Enable Trickle Input	1.0 U.L.	0.5 U.L.
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
CR	Master Reset (Active LOW) Input	1.0 U.L.	0.25 U.L.
$Q_A$ - $Q_D$	Parallel Outputs (Note b)	10 U.L.	5(2.5) U.L.
RC	Terminal Count (Ripple Carry) Output (Note b)	10 U.L.	5(2.5) U.L.

#### NOTES:

- One TTL Unit Load (U.L.) = 40  $\mu$ A HIGH, 1.6 mA LOW.
- The Output LOW drive factor is 2.5 U.L. for Military (54) Temperature Ranges.

#### LOGIC EQUATIONS

$$\begin{aligned} \text{Count Enable} &= E_{nP} \cdot E_{nT} \cdot \bar{L}_d \\ \text{RC for 'LS163A} &= E_{nT} \cdot Q_A \cdot Q_B \cdot Q_C \cdot Q_D \\ \text{Preset} &= \bar{L}_d \cdot CP + (\text{rising clock edge}) \\ \text{Reset} &= \bar{C}\bar{R} \cdot CP + (\text{rising clock edge}) \end{aligned}$$

Count Enable inputs ( $E_{nP} \cdot E_{nT}$ ) allows synchronous cascading without external gating and without delay accumulation over any practical number of bits or digits.


The Terminal Count (RC) output is HIGH when the Counter Enable Trickle ( $E_{nT}$ ) input is HIGH while the counter is in its maximum count state (HLLH for BCD counters, HHHH for Binary counters). Note that RC is fully decoded and will, therefore, be HIGH only for one count state.

The 'LS163A counts modulo 16 following a binary sequence. It generates a RC when the  $E_{nT}$  input is HIGH while the counter is in the state 15 (HHHH). From this state they increment to state 0 (LLLL).

The active LOW Synchronous Reset ( $\bar{C}\bar{R}$ ) input of the 'LS163A acts as an edge-triggered control input, overriding  $E_{nT}$ ,  $E_{nP}$  and  $\bar{L}_d$ , and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g., to reset the counter synchronously after reaching a predetermined value.


# 54LS163A

## VOLTAGE WAVEFORM 1



**NOTE:**  
 The Clear pulse generator has the following characteristics:  
 $V_{\text{gen}} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_w(\text{Clear}) = 25 \text{ ns}$ ,  
 $t_{\text{SETUP}} = 25 \text{ ns}$ ,  $t_{\text{HOLD}} = 0 \text{ ns}$ .


## VOLTAGE WAVEFORM 2




**NOTE:**  
 The data pulse generator has the following characteristics:  
 $V_{\text{gen}} = 3.0 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{\text{DATA}} = 30 \text{ ns}$ ,  $t_{\text{SETUP}} = 20 \text{ ns}$ ,  
 $t_{\text{HOLD}} = 10 \text{ ns}$ .

# 54LS163A

## VOLTAGE WAVEFORM 3



## TEST CIRCUIT



### 54LS163A


Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.5		2.5		2.5		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = -0.4 mA, CR = 4.5 V, E <sub>NP</sub> = open, CP = (See Note 7), V <sub>IH</sub> = 2.0 V, E <sub>NT</sub> = 2.0 V, L <sub>d</sub> = GND.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA, V <sub>IL</sub> = 0.7 V, L <sub>d</sub> = GND, CP = (See Note 7), CR = 4.5 V, E <sub>NP</sub> = open, E <sub>NT</sub> = 0.7 V.
V <sub>IC</sub>	Input Clamping Voltage		-1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, (other inputs are open).
I <sub>IH</sub>	Logical "1" Input Current		40		40		40	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V (other inputs are open).
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V (other inputs are open), L <sub>d</sub> & E <sub>NT</sub> = GND or open.
I <sub>IHH</sub>	Logical "1" Input Current		200		200		200	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V (other inputs are open), L <sub>d</sub> & E <sub>NP/T</sub> = GND or 5.5 V.
I <sub>OS</sub>	Output Short Circuit Current	-15	-100	-15	-100	-15	-100	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V (other inputs are open), L <sub>d</sub> = GND, V <sub>OUT</sub> = GND, CP = (See Note 7), CR = 4.5 V, E <sub>NP/T</sub> = open.
I <sub>IL</sub>	Logical "0" Input Current	-300	-760	-300	-760	-300	-760	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V (other inputs are open), L <sub>d</sub> & E <sub>NP/T</sub> = 4.5 V or 0.4 V.
I <sub>ILL</sub>	Logical "0" Input Current	-120	-360	-120	-360	-120	-360	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V (other inputs are open).
I <sub>IL</sub>	Logical "0" Input Current	-160	-400	-160	-400	-160	-400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V (other inputs are open), L <sub>d</sub> = GND.
I <sub>ILL</sub>	Logical "0" Input Current	-150	-380	-150	-380	-150	-380	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, L <sub>d</sub> & E <sub>NT</sub> = 4.5 V, other inputs are open.
I <sub>CCCH</sub>	Power Supply Current Off		31		31		31	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 5.5 V (all inputs), L <sub>d</sub> = 5.5 V or GND.
I <sub>CCCL</sub>	Power Supply Current Off		32		32		32	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = GND (all inputs), CP = GND or 5.5 V.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.5 V.

## 54LS163A

Symbol	Parameter	Limits						Units	Test Condition (Unless Otherwise Specified)
		+25°C		+125°C		-55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL4</sub> t <sub>PLH4</sub>	Propagation Delay /Data-Output High-Low	3.0	40 35	3.0	56 44	3.0	56 44	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH4</sub> t <sub>PLH4</sub>	Propagation Delay /Data-Output Low-High	3.0	40 35	3.0	56 44	3.0	56 44	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL5</sub> t <sub>PHL5</sub>	Propagation Delay /Data-Output High-Low	3.0	32 27	3.0	45 34	3.0	45 34	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH5</sub> t <sub>PLH5</sub>	Propagation Delay /Data-Output Low-High	3.0	29 24	3.0	41 31	3.0	41 31	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL6</sub> t <sub>PHL6</sub>	Propagation Delay /Data-Output High-Low	3.0	32 14	3.0	48 18	3.0	48 18	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PLH6</sub> t <sub>PLH6</sub>	Propagation Delay /Data-Output Low-High	3.0	29 14	3.0	42 18	3.0	42 18	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
t <sub>PHL7</sub>	Propagation Delay /Data-Output High-Low	3.0	19	3.0	28	3.0	28	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PLH7</sub>	Propagation Delay /Data-Output Low-High	3.0	19	3.0	28	3.0	28	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ.
t <sub>PHL8</sub> t <sub>PHL8</sub>	Propagation Delay /Data-Output High-Low	3.0	33 28	3.0	46 35	3.0	46 35	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.
f <sub>MAX</sub> f <sub>MAX</sub>	Maximum Clock Frequency	22		22		22		MHz	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 2.0 kΩ. V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 15 pF.

**NOTES:**

1. Voltage measurements are made with respect to ground terminal.
2. The pulse generator has the following characteristics:  
V<sub>GEN</sub> = 3.0 V, t<sub>r</sub> = 6.0 ns, t<sub>f</sub> = 6.0 ns, t<sub>p</sub> = 0.5 μs, PRR ≤ 1.0 MHz, Z<sub>OUT</sub> ≈ 50 Ω.
3. All diodes are 1N3064 or equivalent.
4. C<sub>L</sub> = 50 pF ± 10%, including scope probe and jig capacitance.
5. f<sub>MAX</sub>: t<sub>r</sub> = t<sub>f</sub> ≤ 6.0 ns.
6. The limits specified for C<sub>L</sub> = 15 pF are guaranteed but not tested.
7. Apply one pulse prior to measurement as follows:



or

