

QUADRUPLE EXCLUSIVE-OR GATE

The HEF4030B provides the positive quadruple exclusive-OR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4030BP(N): 14-lead DIL; plastic
(SOT27-1)

HEF4030BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)

HEF4030BT(D): 14-lead SO; plastic
(SOT108-1)

(): Package Designator North America




Fig. 3 Logic diagram (one gate).

TRUTH TABLE

I ₁	I ₂	O ₁
L	L	L
H	L	H
L	H	H
H	H	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

FAMILY DATA

I_{DD} LIMITS category GATES

} see Family Specifications

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	typ.	max.	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}	85 35 30	175 75 55	ns ns ns
	5 10 15	t_{PLH}	75 30 25	150 65 50	ns ns ns
Output transition times HIGH to LOW	5 10 15	t_{THL}	60 30 20	120 60 40	ns ns ns
	5 10 15	t_{TLH}	60 30 20	120 60 40	ns ns ns

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$1100 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $4900 f_i + \Sigma(f_o C_L) \times V_{DD}^2$ $14400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$