

SN54LS377, SN54LS378, SN54LS379,
SN74LS377, SN74LS378, SN74LS379
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE

SDLS167 – OCTOBER 1976 – REVISED MARCH 1988

- 'LS377 and 'LS378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include:
 Buffer/Storage Registers
 Shift Registers
 Pattern Generators

description


These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input \bar{G} is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the \bar{G} input.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.


SN54LS377 . . . J PACKAGE
SN74LS377 . . . DW OR N PACKAGE

(TOP VIEW)




SN54LS377 . . . FK PACKAGE

(TOP VIEW)




SN54LS378 . . . J OR W PACKAGE
SN74LS378 . . . D OR N PACKAGE

(TOP VIEW)



SN54LS378 . . . FK PACKAGE

(TOP VIEW)



NC – No internal connection

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1988, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN54LS377, SN54LS378, SN54LS379,
SN74LS377, SN74LS378, SN74LS379
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE**

SDLS167 – OCTOBER 1976 – REVISED MARCH 1988

**SN54LS379 . . . J OR W PACKAGE
SN74LS379 . . . D OR N PACKAGE**
(TOP VIEW)




SN54LS379 . . . FK PACKAGE
(TOP VIEW)






NC – No internal connection

logic diagram (positive logic)




logic symbols[†]



[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DW, J, and N packages.

schematics of inputs and outputs



absolute maximum rating over operating free-air temperature range (unless otherwise noted)

NOTE 1: Voltage values are with respect to network ground terminal.



**SN54LS377, SN54LS378, SN54LS379,
SN74LS377, SN74LS378, SN74LS379
OCTAL, HEX, AND QUAD D-TYPE FLIP-FLOPS WITH ENABLE**

SDLS167 – OCTOBER 1976 – REVISED MARCH 1988

recommended operating conditions

	Data input	SN54LS'			SN74LS'			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, I _{OH}				–400			–400	μA
Low-level output current, I _{OL}				4			8	mA
Clock frequency, f _{CLOCK}		0		30	0		30	MHz
Width of clock pulse, t _W		20			20			ns
Setup time, t _{SU}	Data input	20†			20†			ns
	Enable active-state	25†			25†			
	Enable inactive-state	10†			10†			
Hold time, t _H	Data and enable	5†			5†			ns
Operating free-air temperature, T _A		–55		125	0		70	°C

† The arrow indicates that the rising edge of the clock pulse is used for reference.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V _{IH} High-level input voltage		2			2			V
V _{IL} Low-level input voltage				0.7			0.8	V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = –18 mA			–1.5			–1.5	V
V _{OH} High-level output voltage	V _{CC} = MIN, V _{IH} = 2 V,	2.5	3.5		2.7	3.5		V
V _{OL} Low-level output voltage	V _{IL} = V _{IL} max, I _{OH} = –400 μA							
I _I Input current at maximum input voltage	V _{CC} = MAX, V _I = 7 V	0.25	0.4		0.25	0.4		mA
I _{II} High-level input current	V _{CC} = MAX, V _I = 2.7 V			0.1			0.1	
I _{IL} Low-level input current	V _{CC} = MAX, V _I = 0.4 V			–0.4			–0.4	mA
I _{OS} Short-circuit output current§	V _{CC} = MAX	–20	–100	–20	–20	–100	–100	mA
I _{CC} Supply current	V _{CC} = MAX, See Note 2	'LS377	17	28	17	28	mA	
		'LS378	13	22	13	22	mA	
		'LS379	9	15	9	15	mA	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V_{CC} = 5 V, T_A = 25°C.

§ Note more than one input should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and ground applied to all data and enable inputs, I_{CC} is measured after a momentary ground, then 4.5 V, is applied to clock.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max} Maximum clock frequency	C _L = 15 pF, R _L = 2 kΩ	30	40		MHz
t _{PLH} Propagation delay time, low-to-high-level output from clock		17	27	ns	
t _{PHL} Propagation delay time, high-to-low-level output from clock		See Note 3	18	27	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#)
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN54LS377, Octal D-type Flip-Flops With Enable

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS377	SN74LS377
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
No. of Bits	8	8
Static Current		28
th (ns)		5
tpd max (ns)		27
tsu (ns)		20

FEATURES

[▲ Back to Top](#)

- 'LS377 and 'LS378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

DESCRIPTION

[▲ Back to Top](#)

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input G\ is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the G\ input.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn54ls377.pdf](#) (180 KB) (Updated: 03/01/1988)

APPLICATION NOTES[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AVAILABILITY/PKG[▲ Back to Top](#)**DEVICE INFORMATION**

Updated Daily

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>DSCC NUMBER</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
JM38510/32504B2A	ACTIVE	LCCC (FK) 20	-55 TO 125		View Contents	1KU 8.37	1
JM38510/32504BRA	ACTIVE	CDIP (J) 20	-55 TO 125		View Contents	1KU 3.00	1
JM38510/32504BSA	ACTIVE	CFP (W) 20	-55 TO 125		View Contents	1KU 7.87	1
SN54LS377J	ACTIVE	CDIP (J) 20	-55 TO 125		View Contents	1KU 1.70	1
SNJ54LS377FK	ACTIVE	LCCC (FK) 20	-55 TO 125		View Contents	1KU 7.87	1

TI INVENTORY STATUS

As Of 09:00 AM GMT, 17 Apr 2003

<u>IN STOCK</u>	<u>IN PROGRESS QTY DATE</u>	<u>LEAD TIME</u>
23*	3712 20 May	6 WKS
	>10k 27 May	
615*	26 06 May	6 WKS
	>10k 20 May	
90*	>10k 20 May	6 WKS
2139*	903 06 May	6 WKS
	>10k 20 May	
271*	3580 20 May	6 WKS

REPORTED DISTRIBUTOR INVENTORY

As Of 09:00 AM GMT, 17 Apr 2003

<u>DISTRIBUTOR COMPANY REGION</u>	<u>IN STOCK</u>	<u>PURCHASE</u>
None Reported View Distributors		
Avnet Americas	323	BUY NOW
None Reported View Distributors		
EBV Electronik Europe	900	BUY NOW
Avnet Americas	133	BUY NOW
None Reported View Distributors		

Table Data Updated on: 4/17/2003



[Products](#) | [Applications](#) | [Support](#) | [my.Ti](#)

© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.

[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)

PRODUCT FOLDER | PRODUCT INFO: [FEATURES](#) | [DESCRIPTION](#) | [DATASHEETS](#) | [PRICING/AVAILABILITY/PKG](#)
[APPLICATION NOTES](#) | [USER GUIDES](#) | [MORE LITERATURE](#)

PRODUCT SUPPORT: [TRAINING](#)

SN54LS378, Hex D-type Flip-Flops With Enable

DEVICE STATUS: ACTIVE

PARAMETER NAME	SN54LS378	SN74LS378
Voltage Nodes (V)	5	5
Vcc range (V)	4.5 to 5.5	4.75 to 5.25
Input Level	TTL	TTL
Output Level	TTL	TTL
Output Drive (mA)		-0.4/8
Output	2S	2S
No. of Bits	6	6
Static Current		22
th (ns)		5
tpd max (ns)		27
tsu (ns)		20

FEATURES

[▲ Back to Top](#)

- 'LS377 and 'LS378 Contain Eight and Six Flip-Flops, Respectively, with Single-Rail Outputs
- 'LS379 Contains Four Flip-Flops with Double-Rail Outputs
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

DESCRIPTION

[▲ Back to Top](#)

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic with an enable input. The 'LS377, 'LS378, and 'LS379 devices are similar to 'LS273, 'LS174, and 'LS175, respectively, but feature a common enable instead of a common clear.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the enable input G\ is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the G\ input.

These flip-flops are guaranteed to respond to clock frequencies ranging from 0 to 30 MHz while maximum clock frequency is typically 40 megahertz. Typical power dissipation is 10 milliwatts per flip-flop.

TECHNICAL DOCUMENTS

[▲ Back to Top](#)

To view the following documents, [Acrobat Reader 4.0](#) is required.

To download a document to your hard drive, right-click on the link and choose 'Save'.

DATASHEET[▲ Back to Top](#)

Full datasheet in Acrobat PDF: [sn54ls378.pdf](#) (180 KB) (Updated: 03/01/1988)

APPLICATION NOTES[▲ Back to Top](#)

View Application Notes for [Digital Logic](#)

- [Designing With Logic \(Rev. C\)](#) (SDYA009C - Updated: 06/01/1997)
- [Designing with the SN54/74LS123 \(Rev. A\)](#) (SDLAA006A - Updated: 03/01/1997)
- [Evaluation of Nickel/Palladium/Gold-Finished Surface-Mount Integrated Circuits](#) (SZZA026 - Updated: 06/20/2001)
- [Input and Output Characteristics of Digital Integrated Circuits](#) (SDYA010 - Updated: 10/01/1996)
- [Live Insertion](#) (SDYA012 - Updated: 10/01/1996)
- [TI IBIS File Creation, Validation, and Distribution Processes](#) (SZZA034 - Updated: 08/29/2002)
- [Understanding and Interpreting Texas Instruments Standard-Logic Products Data Sh \(Rev. A\)](#) (SZZA036A - Updated: 02/27/2003)

MORE LITERATURE[▲ Back to Top](#)

- [Enhanced Plastic Portfolio Brochure](#) (SGZB004, 387 KB - Updated: 08/19/2002)
- [Logic Reference Guide](#) (SCYB004, 1032 KB - Updated: 10/23/2001)
- [MicroStar Junior BGA Design Summary](#) (SCET004, 167 KB - Updated: 07/28/2000)
- [Military Brief](#) (SGYN138, 803 KB - Updated: 10/10/2000)
- [Overview of IEEE Std 91-1984, Explanation of Logic Symbols Training Booklet \(Rev. A\)](#) (SDYZ001A, 138 KB - Updated: 07/01/1996)
- [Palladium Lead Finish User's Manual](#) (SDYV001, 2041 KB - Updated: 11/01/1996)
- [QML Class V Space Products Military Brief \(Rev. A\)](#) (SGZN001A, 257 KB - Updated: 10/07/2002)

USER GUIDES[▲ Back to Top](#)

- [LOGIC Pocket Data Book](#) (SCYD013, 4837 KB - Updated: 12/05/2002)

PRICING/AVAILABILITY/PKG[▲ Back to Top](#)**DEVICE INFORMATION**

Updated Daily

<u>ORDERABLE DEVICE</u>	<u>STATUS</u>	<u>PACKAGE TYPE PINS</u>	<u>TEMP (°C)</u>	<u>DSCC NUMBER</u>	<u>PRODUCT CONTENT</u>	<u>BUDGETARY PRICING QTY SUS</u>	<u>STD PACK QTY</u>
5962-8992501EA	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 2.00	1
SN54LS378J	ACTIVE	CDIP (J) 16	-55 TO 125		View Contents	1KU 1.49	1
SNJ54LS378FK	OBSOLETE	LCCC (FK) 20	-55 TO 125		View Contents	1KU	
SNJ54LS378J	ACTIVE	CDIP (J) 16	-55 TO 125	5962-8992501EA	View Contents	1KU 2.00	1
SNJ54LS378W	ACTIVE	CFP (W) 16	-55 TO 125	5962-8992501FA	View Contents	1KU 7.15	1

TI INVENTORY STATUS

As Of 09:00 AM GMT, 17 Apr 2003

<u>IN STOCK</u>	<u>IN PROGRESS QTY DATE</u>	<u>LEAD TIME</u>
41*	>10k 20 May	6 WKS
26*	>10k 20 May	6 WKS
0*		Call**
196*	>10k 20 May	6 WKS
0*	>10k 20 May	6 WKS

REPORTED DISTRIBUTOR INVENTORY

As Of 09:00 AM GMT, 17 Apr 2003

<u>DISTRIBUTOR COMPANY REGION</u>	<u>IN STOCK</u>	<u>PURCHASE</u>
None Reported View Distributors		
EBV Electronik Europe	150	BUY NOW
Avnet Americas	17	BUY NOW
None Reported View Distributors		

[Products](#) | [Applications](#) | [Support](#) | [my.TI](#)



© Copyright 1995-2002 Texas Instruments Incorporated. All rights reserved.
[Trademarks](#) | [Privacy Policy](#) | [Terms of Use](#)