

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
- Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

MARCH 1973-REVISED MARCH 1988

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Ceramic Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54LS114A and SN54S114 are characterized for operation over the full military temperature range of +55°C to 125°C. The SN74LS114A SN74S114A and characterized for operation from 0°C to 70°C.

FUNCTION TABLE


	INI	PUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	₫
L	н	Х	Х	Х	н	٦
Н	L	X	×	X	L	н
L	L	Х	X	х	ΗŤ	Нţ
Н	Н	1	L	L	σ^{0}	\overline{a}_0
н	н	1	Н	L	н	L
н	н	1	L	Н	L	н
Н	н	ļ	Н	н	TOGGLE	
H	н	Н	×	Х	a_0	Φo

[†] The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL minimum Furthermore, this configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

SN54LS114A, SN54S114 . . . J OR W PACKAGE SN74LS114A, SN74S114A . . . D OR N PACKAGE (TOP VIEW)




SN54LS114A, SN54S114 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection


logic symbol‡



[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D. J. N. and W packages.


SN54S114, SN74S114A




TTL Devices

schematics of inputs and outputs

'LS114A



SN54S114, SN74S114A



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage: 'LS114A
SN54S114, SN74S114A
Operating free-air temperature range: SN54' 55°C to 125°C
SN74'0°C to 70°C
Storage temperature range 65 °C to 150 °C

NOTE 1. Voltage values are with respect to network ground terminal.

SN54LS114A, SN74LS114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

			SN54LS114A			SN74LS114A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4 5	5	5 5	4.75	5	5 25	V
v_{IH}	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.7			0.8	V
ЧОН	High-level output current				-0.4			-0.4	mA
IOL	Low-level output current				4			8	mA
fclock	Clock frequency		0		30	0		30	MHz
	Pulse duration	CLK	20			20			ns
t _w	Pulse duration	PRE or CLR low	25			25			115
		Data high or low	20			20			
t _{Su}	Set up time-before CLK+	CLR inactive	25			25			ns
		PRE inactive	20			20			
th	Hold time-data after CLK↓		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST SOMETIONS!			SA	154LS11	4A	SN			
PARA	METER	TE	ST CONDITIONS [†]		MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK		V _{CC} = MIN,	lj = ~18 mA				- 1.5			-15	V
∨он		V _{CC} = MIN, I _{OH} = -0.4 mA	V _{IH} = 2 V,	VIL = MAX,	2 5	3 4		2 7	3 4		v
.,			V _{IL} - MAX,	V _{IH} = 2 V,		0.25	0.4		0 25	0.4	.,
VOL		V _{CC} = MIN,	VIL = MAX,	V _{IH} = 2 V,					0 35	0 5	V
	J or K						0.1			0 1	
١.	CLR	V _{CC} = MAX,	N 7 W				0.6			0.6	mA
li li	PRE	CC = MAX	V = 7 V				0.3			0 3	IIIA
	CLK					_	0.8			0.8	
	J or K		•				20			20	
١.	CLR	V _{CC} = MAX,	V 27V				120			120	μА
Iн	PRE	VCC = MAA,	V = 2.7 V				60			60	μΑ
	CLK	1					160			160	
	J or K		-				-0.4			-0.4	
١.	CLR	1.,,					-16			-1.6	mA
I _I L	PRE	V _{CC} = MAX,	v = U 4 V				- 0.8			-0.8	mA
	CLK						- 1.6			- 1.6	
los §	•	V _{CC} = MAX,	See Note 2		- 20		- 100	- 20		- 100	mA
ICC IT	otal)	V _{CC} = MAX	See Note 3			4	6		4	6	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

^{3.} With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C

Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second

NOTES: 2 For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with $v_0 = 2.25$ V and 2 125 V for the -54 family and the '74 family, respectively, with the minimum and maximum limits reduced to one half of their stated values

SN54LS114A, SN74LS114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics, VCC = 5 V, TA = 25 °C (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST (MIN	ТҮР	мах	UNIT	
fmax					30	45		MHz
^t PLH	CLR, PRE or CLK	Ω or ᾱ	$R_L = 2 k\Omega$,	C _L = 15 pF		15	20	ns
^t PHL	CLR, PRE OF CLR	4 6 4				15	20	ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

SN54S114, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

recommended operating conditions

			S	N54S11	14	SN74S114A			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		45	5	5.5	4 75	5	5 25	V
ViH	High-level input voltage		2			2			٧
VIL	Low-level input voltage				0.8			8.0	٧
¹ ОН	High-level output current				- 1			- 1	mA
^I OL	Low-level output current				20			20	mA
	Pulse duration	CLK	6	•		6			
1 _w		CLK low	65			6.5			ns
		PRE or CLR low	8			8			
t _{su}	Setup time	Data high or low	7			7			ns
th	Hold time-data after CLK.		0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN54S114			SI				
PARA	METER		EST CONDITIONS		MIN	TYP [‡]	MAX	MIN	TYP‡	MAX	UNIT
VIK		VCC = MIN,	lj = -18 mA				-1.2			- 1.2	٧
Vон		V _{CC} = MIN, I _{OH} = -1 mA	V _{IH} = 2 V,	V _{IL} = 08 V,	2.5	3 4		2 7	3 4		٧
VOL	•	V _{CC} = MIN, I _{OL} = 20 mA	V _{IH} = 2 V,	VIL = 08 V.			0.5			0.5	V
lį.		VCC = MAX,	V _I = 55 V				1			1	mA
	J or K		V _I = 27 V				50			50	
L	CLR	V 111					200			200	
lН	PRE	ACC = IMAX					100			100	μΑ
	CLK						200			200	
	J or K						-1.6			1.6	
	CLR	V _{CC} = MAX.	V: - 0 E V				- 14			- 14	4
ήL	PRE	VCC = MAX.	VI = 0 5 V				- 7			- 7	mA
	CLK						~ 8			- 8	
los§		V _{CC} = MAX			- 40		- 100	- 40		- 100	mA
ICC#		VCC = MAX,	See Note 3			15	25		15	25	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second

^{*}Values are average per flip-flop

NOTE 3: With all outputs open, ICC is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is

SN54S114, SN74S114A DUAL J.K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$ (see Note 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax				80	125		MHz
^t PLH	PRE or CLR	Q or Q			4	7	ns
	PRE or CLR (CLK high)	Q or Q	D 200 0 15 -5		5	7	
^t PHL	PRE or CLR (CLK low)		$R_{L} = 280 \Omega$, $C_{L} = 15 pF$		5	7	ns
t _{PLH}	CLK	Q or $\overline{\Omega}$	1		4	7	ns
^t PHL	CLK	u or u			5	7	ns

NOTE 4: Load circuit and voltage waveforms are shown in Section 1.

