



Integrated  
Circuit  
Systems, Inc.

**PRELIMINARY**

# ICS84314-02

## 700MHz, CRYSTAL-TO-3.3V/2.5V LVPECL FREQUENCY SYNTHESIZER W/FANOUT BUFFER

### GENERAL DESCRIPTION




The ICS84314-02 is a general purpose quad output frequency synthesizer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. When the device uses parallel loading, the M bits are programmable and the output divider is hard-wired for divide by 2 thus providing a frequency range of 125MHz to 350MHz. In serial programming mode, the M bits are programmable and the output divider can be set for either divide by 1, 2, 4 or divide by 8, providing a frequency range of 31.25MHz to 700MHz. Additionally, the device supports spread spectrum clocking (SSC) for minimizing Electromagnetic Interference (EMI). The low cycle-to-cycle jitter and broad frequency range of the ICS84314-02 make it an ideal clock generator for a variety of demanding applications which require high performance.


### FEATURES

- Fully integrated PLL
- Four differential 3.3V or 2.5V LVPECL outputs
- Selectable crystal oscillator interface or LVCMOS/LVTTL TEST\_CLK input
- Output frequency range: 31.25MHz to 700MHz
- VCO range: 250MHz to 700MHz
- Supports Spread Spectrum Clocking (SSC)
- Parallel interface for programming counter and output dividers during power-up
- Serial 3 wire interface
- Cycle-to-cycle jitter: 20ps (typical)
- Output skew: TBD
- Output duty cycle: TBD
- Full 3.3V or mixed 3.3V core, 2.5V output operating supply
- 0°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

### BLOCK DIAGRAM



### PIN ASSIGNMENT



The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



**FUNCTIONAL DESCRIPTION**

*NOTE: The functional description that follows describes operation using a 16MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE 1.*

The ICS84314-02 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A parallel-resonant, fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is divided by 16 prior to the phase detector. With a 16MHz crystal, this provides a 1MHz reference frequency. The VCO of the PLL operates over a range of 250MHz to 700MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be 2M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.


The programmable features of the ICS84314-02 support two input modes to program the M divider. The two input operational modes are parallel and serial. *Figure 1* shows the timing diagram for each mode. In parallel mode, the

nP\_LOAD input is initially LOW. The data on inputs M0 through M8 is passed directly to the M divider. On the LOW-to-HIGH transition of the nP\_LOAD input, the data is latched and the M divider remains loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. As a result, the M bits can be hardwired to set the M divider to a specific default state that will automatically occur during power-up. In parallel mode, the N output divider is set to 2. In serial mode, the N output divider can be set for either +1, +2, +4 or +8. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$f_{VCO} = \frac{f_{xtal}}{16} \times 2M$$

The M value and the required values of M0 through M8 are shown in Table 3B, Programmable VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 16MHz reference are defined as  $125 \leq M \leq 350$ . The frequency out is defined as follows:  $f_{out} = f_{VCO} \times \frac{1}{N} = \frac{f_{xtal}}{16} \times 2M \times \frac{1}{N}$

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider and N output divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and N output divide values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider and N output divider on each rising edge of S\_CLOCK.



**FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS**

**TABLE 1A. N OUTPUT DIVIDER FUNCTION TABLE (SERIAL LOAD)**

N1 Logic Value	N0 Logic Value	N Output Divide
0	0	+1
0	1	+2 (Power-up Default)
1	0	+4
1	1	+8

**TABLE 1B. SSC FUNCTION TABLE**

SSC0	SSC State
0	Off (Power-up Default)
1	TBD

**\*NOTE:** The NULL timing slot must be observed.

**\*\*NOTE:** "N" can only be controlled through serial loading.



**TABLE 2. PIN DESCRIPTIONS**

Number	Name	Type		Description
1, 2, 5 29, 30, 31	M4, M5, M8, M0, M1, M2	Input	Pulldown	M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input. LVCMOS / LVTTTL interface levels.
3, 4, 32	M6, M7, M3	Input	Pullup	
6	V <sub>EE</sub>	Power		Negative supply pin.
7	V <sub>CC</sub>	Power		Core power supply pin.
8, 17	V <sub>CCO</sub>	Power		Output supply pins.
9, 10	Q0, nQ0	Output		Differential output for the synthesizer. LVPECL interface levels.
11, 12	Q1, nQ1	Output		Differential output for the synthesizer. LVPECL interface levels.
13, 14	Q2, nQ2	Output		Differential output for the synthesizer. LVPECL interface levels.
15, 16	Q3, nQ3	Output		Differential output for the synthesizer. LVPECL interface levels.
18	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M values. LVCMOS / LVTTTL interface levels.
19	S_CLOCK	Input	Pulldown	Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS / LVTTTL interface levels.
20	S_DATA	Input	Pulldown	Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS / LVTTTL interface levels.
21	S_LOAD	Input	Pulldown	Controls transition of data from shift register into the dividers. LVCMOS / LVTTTL interface levels.
22	V <sub>CCA</sub>	Power		Analog supply pin.
23	XTAL_SEL	Input	Pullup	Selects between the crystal oscillator or test clock as the PLL reference source. Selects XTAL inputs when HIGH. Selects TEST_CLK when LOW. LVCMOS / LVTTTL interface levels.
24	TEST_CLK	Input	Pulldown	Test clock input. LVCMOS / LVTTTL interface levels.
25, 26	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
27	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into the M divider. LVCMOS / LVTTTL interface levels.
28	VCO_SEL	Input	Pullup	Determines whether synthesizer is in PLL or bypass mode. LVCMOS / LVTTTL interface levels.

NOTE: *Pullup* and *Pulldown* refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**TABLE 3. PIN CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ



Integrated  
Circuit  
Systems, Inc.

**PRELIMINARY**

**ICS84314-02**  
700MHz, CRYSTAL-TO-3.3V/2.5V LVPECL  
FREQUENCY SYNTHESIZER W/FANOUT BUFFER

**TABLE 4A. PARALLEL AND SERIAL MODE FUNCTION TABLE**

Inputs						Conditions
MR	nP_LOAD	M	S_LOAD	S_CLOCK	S_DATA	
H	X	X	X	X	X	Reset. Forces outputs LOW.
L	L	Data	X	X	X	Data on M inputs passed directly to the M divider.
L	↑	Data	L	X	X	Data is latched into input registers and remains loaded until next LOW transition or until a serial event occurs.
L	H	X	L	↑	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
L	H	X	↑	L	Data	Contents of the shift register are passed to the M divider and N output divider.
L	H	X	↓	L	Data	M divider and N output divider values are latched.
L	H	X	L	X	X	Parallel or serial input do not affect shift registers.
L	H	X	H	↑	Data	S_DATA passed directly to M divider as it is clocked.

NOTE: L = LOW  
H = HIGH  
X = Don't care  
↑ = Rising edge transition  
↓ = Falling edge transition

**TABLE 4B. PROGRAMMABLE VCO FREQUENCY FUNCTION TABLE (NOTE 1)**

VCO Frequency (MHz)	M Divide	256	128	64	32	16	8	4	2	1
		M8	M7	M6	M5	M4	M3	M2	M1	M0
250	125	0	0	1	1	1	1	1	0	1
252	126	0	0	1	1	1	1	1	1	0
254	127	0	0	1	1	1	1	1	1	1
256	128	0	1	0	0	0	0	0	0	0
•	•	•	•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•	•	•	•
696	348	1	0	1	0	1	1	1	0	0
698	349	1	0	1	0	1	1	1	0	1
700	350	1	0	1	0	1	1	1	1	0

NOTE 1: These M divide values and the resulting frequencies correspond to crystal or TEST\_CLK input frequency of 16MHz.

**TABLE 4C. PROGRAMMABLE OUTPUT DIVIDER FUNCTION TABLE (SERIAL PROGRAMMING MODE ONLY)**

Input			Output Frequency (MHz)	
N1 Logic	N0 Logic	N Divide	Q0:Q3, nQ0:nQ3	
			Minimum	Maximum
0	0	1	250	700
0	1	2	125	350
1	0	4	62.5	175
1	1	8	31.25	87.5



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, $V_{CC}$	4.6V
Inputs, $V_i$	-0.5V to $V_{CC} + 0.5 V$
Outputs, $I_o$	
Continuous Current	50mA
Surge Current	100mA
Package Thermal Impedance, $\theta_{JA}$	47.9°C/W (0 lfpm)
Storage Temperature, $T_{STG}$	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**TABLE 5A. POWER SUPPLY DC CHARACTERISTICS,  $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{CCA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{CCO}$	Output Supply Voltage		3.135	3.3	3.465	V
$I_{EE}$	Power Supply Current			TBD		mA
$I_{CCA}$	Analog Supply Current			TBD		mA

**TABLE 5B. POWER SUPPLY DC CHARACTERISTICS,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{CC}$	Core Supply Voltage		3.135	3.3	3.465	V
$V_{CCA}$	Analog Supply Voltage		3.135	3.3	3.465	V
$V_{CCO}$	Output Supply Voltage		2.375	2.5	2.625	V
$I_{EE}$	Power Supply Current			TBD		mA
$I_{CCA}$	Analog Supply Current			TBD		mA



**TABLE 5C. LVCMOS/LVTTL DC CHARACTERISTICS,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$V_{IH}$	Input High Voltage			2		$V_{CC} + 0.3$	V
$V_{IL}$	Input Low Voltage			-0.3		0.8	V
$I_{IH}$	Input High Current	M0:M2, M4, M5, M8, MR, nP_LOAD, S_CLOCK, S_DATA, S_LOAD	$V_{CC} = V_{IN} = 3.465V$			150	$\mu A$
		M3, M6, M7, XTAL_SEL, VCO_SEL	$V_{CC} = V_{IN} = 3.465V$			5	$\mu A$
		TEST_CLK	$V_{CC} = V_{IN} = 3.465V$			200	$\mu A$
$I_{IL}$	Input Low Current	M0:M2, M4, M5, M8, MR, nP_LOAD, S_CLOCK, S_DATA, S_LOAD	$V_{CC} = 3.465V$ , $V_{IN} = 0V$	-5			$\mu A$
		M3, M6, M7, XTAL_SEL, VCO_SEL	$V_{CC} = 3.465V$ , $V_{IN} = 0V$	-150			$\mu A$

**TABLE 5D. LVPECL DC CHARACTERISTICS,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{OH}$	Output High Voltage; NOTE 1		$V_{CCO} - 1.4$		$V_{CCO} - 0.9$	V
$V_{OL}$	Output Low Voltage; NOTE 1		$V_{CCO} - 2.0$		$V_{CCO} - 1.7$	V
$V_{SWING}$	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO} - 2V$ . See "Parameter Measurement Information" section, "Output Load Test Circuit" diagrams.

**TABLE 6. INPUT FREQUENCY CHARACTERISTICS,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 3.3V \pm 5\%$  OR  $2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
$f_{IN}$	Input Frequency	TEST_CLK; NOTE 1		10		40	MHz
		XTAL_IN, XTAL_OUT; NOTE 1		12		40	MHz
		S_CLOCK				50	MHz

NOTE 1: For the input crystal and reference frequency range, the M value must be set for the VCO to operate within the 250MHz to 700MHz range. Using the minimum input frequency of 12MHz, valid values of M are  $167 \leq M \leq 466$ . Using the maximum frequency of 40MHz, valid values of M are  $50 \leq M \leq 140$ .

**TABLE 7. CRYSTAL CHARACTERISTICS**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	$\Omega$
Shunt Capacitance				7	pF
Drive Level				1	mW



**TABLE 8A. AC CHARACTERISTICS,  $V_{CC} = V_{CCA} = V_{CCO} = 3.3V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$F_{MAX}$	Output Frequency Range		31.25		700	MHz
$f_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 1, 3			20		ps
$f_{jit(per)}$	Period Jitter, RMS; NOTE 1			TBD		ps
$t_{sk(o)}$	Output Skew; NOTE 2, 3			TBD		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%		460		ps
$t_S$	Setup Time	M to nP_LOAD	5			ns
		S_DATA to S_CLOCK	5			ns
		S_CLOCK to S_LOAD	5			ns
$t_H$	Hold Time	M to nP_LOAD	5			ns
		S_DATA to S_CLOCK	5			ns
		S_CLOCK to S_LOAD	5			ns
$F_M$	SSC Modulation Frequency; NOTE 4		30		33.33	kHz
$F_{MF}$	SSC Modulation Factor; NOTE 4			0.4	0.6	%
$SSC_{red}$	Spectral Reduction; NOTE 4		7	10		dB
odc	Output Duty Cycle			50		%
$t_{LOCK}$	PLL Lock Time				1	ms

See Parameter Measurement Information section.

NOTE 1: Jitter performance using crystal inputs.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Spread Spectrum clocking enabled.

**TABLE 8B. AC CHARACTERISTICS,  $V_{CC} = V_{CCA} = 3.3V \pm 5\%$ ,  $V_{CCO} = 2.5V \pm 5\%$ ,  $T_A = 0^\circ C$  TO  $85^\circ C$**


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$F_{MAX}$	Output Frequency Range		31.25		700	MHz
$f_{jit(cc)}$	Cycle-to-Cycle Jitter; NOTE 1, 3			20		ps
$f_{jit(per)}$	Period Jitter, RMS; NOTE 1			TBD		ps
$t_{sk(o)}$	Output Skew; NOTE 2, 3			TBD		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%		460		ps
$t_S$	Setup Time	M to nP_LOAD	5			ns
		S_DATA to S_CLOCK	5			ns
		S_CLOCK to S_LOAD	5			ns
$t_H$	Hold Time	M to nP_LOAD	5			ns
		S_DATA to S_CLOCK	5			ns
		S_CLOCK to S_LOAD	5			ns
$F_M$	SSC Modulation Frequency; NOTE 4		30		33.33	kHz
$F_{MF}$	SSC Modulation Factor; NOTE 4			0.4	0.6	%
$SSC_{red}$	Spectral Reduction; NOTE 4		7	10		dB
odc	Output Duty Cycle			50		%
$t_{LOCK}$	PLL Lock Time				1	ms

See notes in Table 8A above.







**PARAMETER MEASUREMENT INFORMATION**




**3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT**



**3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT**




**OUTPUT SKEW**




$$f_{jit(cc)} = t_{cycle n} - t_{cycle n+1}$$

1000 Cycles


**CYCLE-TO-CYCLE JITTER**



**PERIOD JITTER**



**OUTPUT RISE/FALL TIME**



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

**OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**





## APPLICATION INFORMATION

### POWER SUPPLY FILTERING TECHNIQUES

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS84314-02 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{CC}$ ,  $V_{CCA}$ , and  $V_{CCO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. *Figure 2* illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{CCA}$  pin.




FIGURE 2. POWER SUPPLY FILTERING

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

##### CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1\text{k}\Omega$  resistor can be tied from XTAL\_IN to ground.

##### TEST\_CLK INPUT:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1\text{k}\Omega$  resistor can be tied from the TEST\_CLK to ground.

##### LVC MOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1\text{k}\Omega$  resistor can be used.

#### OUTPUTS:

##### LVPECL OUTPUT


All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



**CRYSTAL INPUT INTERFACE**

The ICS84314-02 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 3 below were determined using a 25MHz, 18pF paral-

lel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




**Figure 3. CRYSTAL INPUT INTERFACE**

**TERMINATION FOR 3.3V LVPECL OUTPUTS**


The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to

drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.



**FIGURE 4A. LVPECL OUTPUT TERMINATION**




**FIGURE 4B. LVPECL OUTPUT TERMINATION**




**TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to  $V_{CC} - 2V$ . For  $V_{CC} = 2.5V$ , the  $V_{CC} - 2V$  is very


close to ground level. The R3 in Figure 5A can be eliminated and the termination is shown in Figure 5C.



**FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE**



**FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE**




**FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE**



**LAYOUT GUIDELINE**

The schematic of the ICS84314-02 layout example used in this layout guideline is shown in Figure 6A. The ICS84314-02 recommended PCB board layout for this example is shown in Figure 6B. This layout example is used as a general

guideline. The layout in the actual system will depend on the selected component types, the density of the components, the density of the traces, and the stack up of the P.C. board.



**FIGURE 6A. SCHEMATIC OF 3.3V/3.3V RECOMMENDED LAYOUT**



The following component footprints are used in this layout example: All the resistors and capacitors are size 0603.

**POWER AND GROUNDING**

Place the decoupling capacitors C14 and C15 as close as possible to the power pins. If space allows, placing the decoupling capacitor at the component side is preferred. This can reduce unwanted inductance between the decoupling capacitor and the power pin generated by the via.

Maximize the pad size of the power (ground) at the decoupling capacitor. Maximize the number of vias between power (ground) and the pads. This can reduce the inductance between the power (ground) plane and the component power (ground) pins.

If  $V_{CCA}$  shares the same power supply with  $V_{CC}$ , insert the RC filter R7, C11, and C16 in between. Place this RC filter as close to the  $V_{CCA}$  as possible.

**CLOCK TRACES AND TERMINATION**


The component placements, locations and orientations should be arranged to achieve the best clock signal quality. Poor clock signal quality can degrade the system performance or cause system failure. In the synchronous high-speed digital system, the clock signal is less tolerable to poor signal quality than other signals. Any ringing on the rising or falling edge or excessive ring back can cause system failure. The trace shape and the trace delay might be restricted by the available space on the board and the component location. While routing the traces, the clock signal traces should be routed first and should be locked prior to routing other signal traces.

- The traces with 50Ω transmission lines TL1 and TL2 at FOUT and nFOUT should have equal delay and run adjacent to each other. Avoid sharp angles on the clock trace. Sharp angle turns cause the characteristic impedance to change on the transmission lines.
- Keep the clock trace on the same layer. Whenever possible, avoid any vias on the clock traces. Any via on the trace can affect the trace characteristic impedance and hence degrade signal quality.
- To prevent cross talk, avoid routing other signal traces in parallel with the clock traces. If running parallel traces is unavoidable, allow more space between the clock trace and the other signal trace.
- Make sure no other signal trace is routed between the clock trace pair.

The matching termination resistors R1, R2, R3 and R4 should be located as close to the receiver input pins as possible. Other termination schemes can also be used but are not shown in this example.

**CRYSTAL**

The crystal X1 should be located as close as possible to the pins 25 (XTAL\_IN) and 26 (XTAL\_OUT). The trace length between the X1 and U1 should be kept to a minimum to avoid unwanted parasitic inductance and capacitance. Other signal traces should not be routed near the crystal traces.



**FIGURE 6B. PCB BOARD LAYOUT FOR ICS84314-02**



**SPREAD SPECTRUM**


Spread-spectrum clocking is a frequency modulation technique for EMI reduction. When spread-spectrum is enabled, a 30kHz triangle waveform is used with 0.5% down-spread (+0.0%/-0.5%) from the nominal 200MHz clock frequency. An example of a triangle frequency modulation profile is shown in *Figure 7A* below. The ramp profile can be expressed as:

- $F_{nom}$  = Nominal Clock Frequency in Spread OFF mode (200MHz with 16MHz IN)
- $F_m$  = Nominal Modulation Frequency (30kHz)
- $\delta$  = Modulation Factor (0.5% down spread)


$$(1 - \delta) f_{nom} + 2 f_m \times \delta \times f_{nom} \times t \text{ when } 0 < t < \frac{1}{2 f_m},$$

$$(1 - \delta) f_{nom} - 2 f_m \times \delta \times f_{nom} \times t \text{ when } \frac{1}{2 f_m} < t < \frac{1}{f_m}$$

The ICS84314-02 triangle modulation frequency deviation will not exceed 0.6% down-spread from the nominal clock frequency (+0.0%/-0.5%). An example of the amount of down spread relative to the nominal clock frequency can be seen in the frequency domain, as shown in *Figure 7B*. The ratio of this width to the fundamental frequency is typically 0.4%, and will not exceed 0.6%. The resulting spectral reduction will be greater than 7dB, as shown in *Figure 7B*. It is important to note the ICS84314-02 7dB minimum spectral reduction is the component-specific EMI reduction, and will not necessarily be the same as the system EMI reduction.



**FIGURE 6A. TRIANGLE FREQUENCY MODULATION**



**FIGURE 6B. 200MHz CLOCK OUTPUT IN FREQUENCY DOMAIN**  
(A) SPREAD-SPECTRUM OFF  
(B) SPREAD-SPECTRUM ON



Integrated  
Circuit  
Systems, Inc.

# PRELIMINARY

## ICS84314-02

700MHz, CRYSTAL-TO-3.3V/2.5V LVPECL  
FREQUENCY SYNTHESIZER W/FANOUT BUFFER

### RELIABILITY INFORMATION

**TABLE 9.  $\theta_{JA}$  VS. AIR FLOW TABLE FOR 32 LEAD LQFP**

$\theta_{JA}$ by Velocity (Linear Feet per Minute)			
	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	67.8°C/W	55.9°C/W	50.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	47.9°C/W	42.1°C/W	39.4°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS84314-02 is: 5051





PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD LQFP




TABLE 10. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS			
SYMBOL	BBA		
	MINIMUM	NOMINAL	MAXIMUM
N	32		
A			1.60
A1	0.05		0.15
A2	1.35	1.40	1.45
b	0.30	0.37	0.45
c	0.09		0.20
D		9.00 BASIC	
D1		7.00 BASIC	
D2		5.60	
E		9.00 BASIC	
E1		7.00 BASIC	
E2		5.60	
e		0.80 BASIC	
L	0.45	0.60	0.75
θ	0°		7°
ccc			0.10

Reference Document: JEDEC Publication 95, MS-026



Integrated  
Circuit  
Systems, Inc.

**PRELIMINARY**

**ICS84314-02**  
700MHz, CRYSTAL-TO-3.3V/2.5V LVPECL  
FREQUENCY SYNTHESIZER W/FANOUT BUFFER

**TABLE 11. ORDERING INFORMATION**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS84314AY-02	ICS84314AY02	32 Lead LQFP	tray	0°C to 85°C
ICS84314AY-02T	ICS84314AY02	32 Lead LQFP	1000 tape & reel	0°C to 85°C
ICS84314AY-02LF	ICS84314A02L	32 Lead "Lead-Free" LQFP	tray	0°C to 85°C
ICS84314AY-02LFT	ICS84314A02L	32 Lead "Lead-Free" LQFP	1000 tape & reel	0°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.