

FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- Industry standard pinouts
- $10\mu A$ I_{CCQ} quiescent power supply current
- Hot insertable
- 2.0V – 3.6V V_{CC} supply operation
- $\pm 24mA$ balanced output drive
- Meets or exceeds JEDEC Standard 36 specifications
- $t_{PD} = 6.3ns$
- Input hysteresis for noise immunity
- Multiple power and ground pins for low noise
- Operating temperature range: $-40^{\circ}C$ to $+85^{\circ}C$
- Latch-up performance exceeds 500mA
- ESD performance:
 - Human body model > 2000V
 - Machine model > 200V
- Packages available:
 - 56-pin TSSOP
 - 56-pin SSOP

DESCRIPTION

The LCX16952 is a 16-bit bus register transceiver with three-state outputs that is ideal for driving address and data buses. Two independent 8-bit registered transceivers are used to permit independent control of data flow in either direction. The 3.3V LCX family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end advanced workstation applications. 5V tolerant inputs and outputs allow this LCX product to be used in mixed 5V and 3.3V systems. Easy board layout is facilitated by the use of flow-through pinouts and byte enable controls provide architectural flexibility for systems designers. To accommodate hot-plug or live insertion applications, this product is designed not to load an active bus when V_{CC} is removed.

Figure 1. Functional Block Diagram




Figure 2. Pin Configuration
(All Pins Top View)

SSOP, TSSOP	
1OEAB	1
1CLKAB	2
1CEAB	3
GND	4
1A1	5
1A2	6
V _{CC}	7
1A3	8
1A4	9
1A5	10
GND	11
1A6	12
1A7	13
1A8	14
2A1	15
2A2	16
2A3	17
GND	18
2A4	19
2A5	20
2A6	21
V _{CC}	22
2A7	23
2A8	24
GND	25
2CEAB	26
2CLKAB	27
2OEAB	28
	29
	56
	55
	54
	53
	52
	51
	50
	49
	48
	47
	46
	45
	44
	43
	42
	41
	40
	39
	38
	37
	36
	35
	34
	33
	32
	31
	30
	29
	1OEBA
	1CLKBA
	1CEBA
	GND
	1B1
	1B2
	V _{CC}
	1B3
	1B4
	1B5
	GND
	1B6
	1B7
	1B8
	2B1
	2B2
	2B3
	GND
	2B4
	2B5
	2B6
	V _{CC}
	2B7
	2B8
	GND
	2CEBA
	2CLKBA
	2OEBA

Table 1. Pin Description

Name	Description
x \overline{OEAB}	A to B Output Enable Inputs (Active LOW)
x \overline{OEBA}	B to A Output Enable Inputs (Active LOW)
x \overline{CEAB}	A to B Enable Inputs (Active LOW)
x \overline{CEBA}	B to A Enable Inputs (Active LOW)
xCLKAB	A to B Clock Inputs
xCLKBA	B to A Clock Inputs
xAx	A to B Data Inputs or B to A 3-State Outputs
xBx	B to A Data Inputs or A to B 3-State Outputs

3

Table 2. Function Table ^(1, 2)

Inputs				Outputs
x \overline{CEAB}	xCLKAB	x \overline{OEAB}	xAx	xBx
H	X	L	X	B ⁽³⁾
X	L	L	X	B ⁽³⁾
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

Notes:

1. ↑ = LOW-to-HIGH Transition
2. A-to-B data flow shown: B-to-A flow control is the same, except using xCEBA, xCLKBA, and xOEBA.
3. Level of B before the indicated steady-state input conditions were established.

Table 3. Capacitance

Symbol	Pins	Typ	Unit	Conditions
C _{IN}	Input Capacitance	7.0	pF	V _{IN} = 0V, V _{OUT} = 0V, f = 1MHz
C _{I/O}	I/O Capacitance	8.0	pF	V _{IN} = 0V, V _{OUT} = 0V, f = 1MHz
C _{PD}	Power Dissipation Capacitance	25	pF	V _{CC} = 3.3V, V _{IN} = 0 or V _{CC} , f = 10MHz

Note: Capacitance is characterized but not production tested.

Table 4. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V_{OUT}	
Outputs HIGH-Z	-0.5V to +7.0V
Outputs Active	-0.5V to V_{CC} +0.5V
DC Input Voltage V_{IN}	-0.5V to +7.0V
DC Input Diode Current with $V_{IN} < 0$	-50mA
DC Output Diode Current	
$V_0 < 0$	-50mA
$V_0 > V_{CC}$	+50mA
DC Output Source/Sink Current (I_{OH}/I_{OL})	±50mA
DC Supply Current per Supply Pin	±100mA
DC Ground Current per Ground Pin	±100mA
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

Table 5. Recommended Operating Conditions

Symbol	Parameter		Min	Max	Unit
V_{CC}	Supply Voltage, Operating		2.0	3.6	V
	Supply Voltage, Data Retention		1.5	3.6	
V_{IN}	Input Voltage		0	5.5	V
V_{OUT}	Output Voltage in Active State		0	V_{CC}	V
	Output Voltage in "OFF" State		0	5.5	
I_{OH}/I_{OL}	Output Current	$V_{CC} = 3.0 - 3.6V$	—	±24	mA
		$V_{CC} = 2.7V$	—	±12	
$\Delta t/\Delta v$	Input Transition Slew Rate		—	10	ns/V
T_A	Operating Free Air Temperature		-40	+85	°C

Table 6. DC Electrical Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
V_{OH}	Output HIGH Voltage	$V_{CC} = 2.7\text{V}$, $I_{OH} = -100\mu\text{A}$	$V_{CC} = 0.2$	—	—	V
		$V_{CC} = 2.7\text{V}$, $I_{OH} = -12\text{mA}$	2.2	—	—	
		$V_{CC} = 3.0\text{V}$, $I_{OH} = -18\text{mA}$	2.4	—	—	
		$V_{CC} = 3.0\text{V}$, $I_{OH} = -24\text{mA}$	2.2	—	—	
V_{OL}	Output LOW Voltage	$V_{CC} = 2.7\text{V}$, $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{CC} = 2.7\text{V}$, $I_{OL} = 12\text{mA}$	—	—	0.4	
		$V_{CC} = 3.0\text{V}$, $I_{OL} = 16\text{mA}$	—	—	0.4	
		$V_{CC} = 3.0\text{V}$, $I_{OL} = 24\text{mA}$	—	—	0.5	
ΔV_T	Input Hysteresis ⁽²⁾	$V_{TLH} - V_{THL}$ for All Inputs	—	150	—	mV
I_I	Input Leakage Current	$V_{CC} = \text{Max.}$, $V_I = 0\text{V}$, $V_I = 5.5\text{V}$	—	—	± 1.0	μA
I_{OZ}	High-Z I/O Leakage	$V_{CC} = \text{Max.}$, $V_I = V_{IH}$ or V_{IL} , $V_O = 0\text{V}$, $V_O = 5.5\text{V}$	—	—	± 1.0	μA
I_{OFF}	Power Off Leakage	$V_{CC} = 0\text{V}$, V_I or $V_O = 5.5\text{V}$	—	—	10	μA
I_{OS}	Short Circuit Current ^(2,3)	$V_{CC} = 3.6\text{V}$, $V_{OUT} = \text{GND}$	-60	—	-240	mA
V_{IK}	Input Clamp Voltage	$V_{CC} = 2.7\text{V}$, $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V

Notes:

1. Typical values indicate $V_{CC} = 3.3\text{V}$, and $T_A = 25^\circ\text{C}$.
2. These parameters are guaranteed by characterization, but not production tested.
3. Not more than one output should be tested at one time. Duration of test should not exceed one second.

Table 7. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽¹⁾	Max	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = 3.6V$, Freq = 0, $V_{IN} = GND$ or V_{CC}	0.1	10	μA
ΔI_{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = 3.6V$, $V_{IN} = V_{CC} - 0.6V$	2.0	30	μA
I_{CCD}	Supply Current per Input per MHz ⁽⁴⁾	$V_{CC} = 3.6V$, Outputs Open One Bit Toggling @ 50% Duty Cycling $xOEAB = xCEAB = GND$ $xOEBA = V_{CC}$	$V_{IN} = V_{CC}$ $V_{IN} = GND$	65	$\mu A/MHz$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = 3.6V$, Outputs Open One Bit Toggling @ 50% Duty Cycle $f = 5MHz$, $f_{CP} = 10MHz$ (xCLKAB) $xOEAB = xCEAB = GND$ $xOEBA = V_{CC}$	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	0.7 ⁽⁵⁾	1.05 ⁽⁵⁾ mA
		$V_{CC} = 3.6V$, Outputs Open Sixteen Bits Toggling @ 50% Duty Cycling $f = 2.5MHz$, $f_{CP} = 10MHz$ (xCLKAB) $xOEAB = xCEAB = GND$ $xOEBA = V_{CC}$	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	2.7 ⁽⁵⁾	4.3 ⁽⁵⁾ mA

Notes:

- For conditions shown as Min. or Max. use the appropriate value specified under Recommended Operating Conditions for the applicable device type.
- Typical values are at $V_{CC} = 3.3V$, $+25^{\circ}C$ ambient.
- Per TTL driven input. All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed by design but not tested.

$$I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$$

$$I_C = I_{CC0} + \Delta I_{CC} D_H N_T + I_{CCD} f N_O$$

I_{CC0} = Quiescent Current (I_{CC1} , I_{CCH} , and I_{CCZ}).

ΔI_{CC} = Power Supply Current for a TTL-High Input ($V_{IN} = V_{CC} - 0.6V$).

D_H = Duty Cycle for TTL High Inputs.

N_T = Number of TTL High Inputs.

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL).

f = Average Switching Frequency per Output.

N_O = Number of Outputs Switching.

Table 8. Dynamic Switching Characteristics⁽¹⁾

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^{\circ}C$	Units
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 50pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V

Note: 1. Characterized but not production tested.

Table 9. Switching Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$. $C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.


Symbol	Description ⁽¹⁾	LCX16952				Unit	
		$V_{CC} = 3.3 \pm 0.3\text{V}$		$V_{CC} = 2.7\text{V}^{(2)}$			
		Min	Max	Min	Max		
t_{PHL}	Propagation Delay $xCLKAB, xCLKBA$ to xAx, xBx	2.0	6.3	2.0	7.3	ns	
t_{PLH}							
t_{PZH}	Output Enable Time $xOEBA, xOEAB$ to xAx, xBx	1.5	7.0	1.5	8.0	ns	
t_{PLZ}							
t_{PHZ}	Output Disable Time ⁽²⁾ $xOEBA, xOEAB$ to xAx, xBx	1.5	6.5	1.5	7.5	ns	
t_{PLZ}							
t_{SU}	Setup Time HIGH or LOW xAx, xBx to $xCLKAB, xCLKBA$	2.5	—	2.5	—	ns	
t_H	Hold Time HIGH or LOW xAx, xBx to $xCLKAB, xCLKBA$	1.5	—	1.5	—	ns	
t_{SU}	Setup Time HIGH or LOW $xCEBA, xCEAB$ to $xCLKAB, xCLKBA$	3.0	—	3.0	—	ns	
t_H	Setup Time HIGH or LOW $xCEBA, xCEAB$ to $xCLKAB, xCLKBA$	2.0	—	2.0	—	ns	
t_W	Pulse Width LOW $xCLKAB$ to $xCLKBA^{(2)}$	3.0	—	3.0	—	ns	
$t_{SK(O)}$	Output Skew ⁽³⁾	—	0.5	—	—	ns	

Notes:

1. Minimums guaranteed but not tested on propagation delays. See Test Circuit and Waveforms.
2. Guaranteed by characterization but not production tested.
3. Skew between any two outputs of the same package switching in the same direction.
This parameter is guaranteed by characterization but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit



SWITCH POSITION

Test	Switch
Open Drain	6V
Disable LOW	
Enable LOW	GND
Disable HIGH	
Enable HIGH	GND
All Other Inputs	Open

DEFINITIONS:

 C_L = Load capacitance: includes jig and probe capacitance. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse generator.

Figure 4. Setup, Hold, and Release Timing





Figure 6. Pulse Width



Figure 5. Enable and Disable Timing



Notes:

1. Input Control Enable = LOW and input Control Disable = HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $Z_{OUT} \leq 50\Omega$; $t_F, t_R \leq 2.5\text{ns}$.

Figure 7. Propagation Delay

