

SCAS502C - APRIL 1995 - REVISED MAY 1996



- Generates 33-MHz Clock for Asynchronous **PCI**
- One 14,318-MHz Reference Clock Output
- All Output Clock Frequencies Derived From a Single 14.31818-MHz Crystal input
- LVTTL-Compatible inputs and Outputs
- Internal Loop Filters for Phase-Lock Loops Eliminate the Need for External Components
- Operates at 3.3-V V_{CC}
- Package Options Include Plastic Small-Outline (DW) and Shrink Small-Outline (DB) Packages



description

The CDC913 is a high-performance clock generator with integrated dual 1-to-4 buffers, which simplifies clock system design for PC motherboards. The CDC913 consists of a crystal oscillator, two phase-locked loops (PLL), and two 1-to-4 buffers. The CDC913 generates all frequencies using a single 14.318-MHz crystal.

The CPUCLK output is programmable to one of three frequencies (50 MHz, 60 MHz, or 66 MHz) via the SEL0 and SEL1 inputs. PCICLK outputs a 33-MHz clock, independent of the CPUCLK frequency. REFCLK provides a buffered copy of the 14.318-MHz reference. The oscillator and PLLs in the CDC913 are bypassed when in the TEST mode, i.e., SEL1 = SEL0 = H. When in the TEST mode, a test clock can be driven over the X1 input and buffered out from the PCICLK, CPUCLK, and REFCLK outputs.

Outputs 1Yn and 2Yn are 3-state outputs and are enabled via OE. When OE is high, the outputs are in the high-impedance state. When \overline{OE} is low, the outputs are enabled.

Since the CDC913 is based on PLL circuitry, it requires a stabilization time to achieve phase lock of the PLL. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at the X1 input, and following any changes to the SELn inputs.


Function Tables

SEL0	SEL1	X1	CPUCLK	PCICLK	REFCLK
L	L	14.318 MHz	50 MHz	33 MHz	14.318 MHz
Н	L	14.318 MHz	60 MHz	33 MHz	14.318 MHz
L	н	14.318 MHz	66 MHz	33 MHz	14.318 MHz
н	н	TCLK†	TCLKT	TCLK†	TCLK†

[†] Test clock (TCLK) is driven over X1 when the CDC913 is in the TEST mode; i.e., SEL1 = SEL0 = H.

ŌĒ	_1A	1A 2A		2Yn
Н	Х	Х	Hi-Z	Hi-Z
L	L	L	L	L
L	L	н	L	Н
L	н	L	н	L
L	н	н	н	Н

functional block diagram



CDC913 PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS

SCAS502C - APRIL 1995 - REVISED MAY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} 0.5 V to 4.6 V
Input voltage range, V ₁ (see Note 1)
Voltage range applied to any output in the high state or power-off state, Vo0.5 V to V _{CC} + 0.5 V
Current into any output in the low state, IO
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0)
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): DB package
DW package 1.7 W
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
Vcc	Supply voltage	3.135	3.6	٧	
VIH	High-level input voltage		2		V
VIL	Low-level input voltage	- -		0.8	٧
Vj	Input voltage		0	VCC	٧
-		REFCLK		-12	
		PCICLK		-6	
ЮН	High-level output current CPU			-6	mA
		1Yn		-12	
		2Yn		2 0.8 0 VCC -12 -6 -6	
		REFOLK		12	
		PCICLK		6	
^I OL	Low-level output current	CPUCLK		. 6	mA
		1Yn		12	
		2Yn		12	
TA	Operating free-air temperature		0	70	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
 For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			T _A = 25°C						
				MIN	TYPT	MAX	MIN	TYPT	MAX	UNIT
VIK	V _{CC} = 3.135 V,	l _i = -18 mA				-1.2			-1.2	٧
··· · -		I _{OH} ≈ −12 mA	REFCLK	2.5			2.4			
	1	1 _{OH} ≈ −6 mA	PCICLK	2.5			2.4			٧
Voн	V _{CC} = 3.135 V	IOH ≈ −6 mA	CPUCLK	2.5			2.4			
		1OH ≈ -12 mA	1Yn	2.5			2.4		·	
		I _{OH} = -12 mA	2Yn	2.5			2.4			
	V _{CC} = 3.135 V	1 _{OL} = 12 mA	REFOLK			0.4			0.5	٧
		IOL = 6 mA	PCICLK			0.4			0.5	
VOL		IOL = 6 mA	CPUCLK			0.4			0.5	
		I _{OL} = 12 mA	1Yn			0.4			0.5	
		IOL ≈ 12 mA	2Yn			0.4			0.5	
11	V _{CC} = 3.6 V,	VI = VCC or GND				±1			±1	μΑ
loz	V _{CC} = 3.6 V,	V _O = 3 V or 0				±1			±1	μА
lcc			Outputs high						1	
	$V_{CC} = 3.6 \text{ V},$ $V_{I} = V_{CC} \text{ or GND}$	10 = 0,	Outputs low						1	mA
	ALE ACC OF CHAD		Outputs disabled						1	
Ci	V _I = 3.135 V or 0							. 6		pF
Co	V _I = 3.135 V or 0							6		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		MIN	MAX	UNIT
Canhilination time!	After SEL1, SEL0		5 1	mo
Stabilization time‡	After power up		5	ms

Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at X1. Until phase lock is obtained, the specifications for propagation delay and skew parameters given in the switching characteristics table are not applicable.

CDC913 PC MOTHERBOARD CLOCK GENERATOR WITH DUAL 1-TO-4 BUFFERS AND 3-STATE OUTPUTS

SCAS502C - APRIL 1995 - REVISED MAY 1996


switching characteristics (see Figures 1 and 2)

PARAMETER	FROM		TO (OUTPUT)		C = 3.3 V, A = 25°C	V _{CC} = 3.135 T _A = 0°C 1	V _{CC} = 3.135 V to 3.6 V, T _A = 0°C to 70°C		
	(INPUT)	(001			TYP MAX	MIN	MAX	UNIT	
	1A	1,	1Yn 2Yn		3.	1.2	3.8		
tPLH -	2A	2`			3.6	1.2	3.8	ns	
	1A	1'	Υn	1.5	3.9	1.2	3.8		
tPHL -	2A	2Yn		1.5	3.9	1.2	3.8	ns	
4	OF.	1	Υn	2.5		2	7.5		
[†] PZH	ŌĒ	2	Υn	2.5	•	2	7.5	ns	
tozi	ŌĒ	1'	Υn	2.5		2	7.5	ns	
^t PZL	OE .	2	Yn	2.5		2	7.5	113	
t _{PHZ}	ŌĒ		Yn	2.5		2	7.5	ns	
THE			Yn	2.5		2	7.5		
tPLZ	ŌĒ	L	Yn	2.5		7 2	7.5	ns	
	<u> </u>	2Yn		2.5		2	7.5		
<u> </u>			Ύn		35		350		
^t sk(o)		2'	Yn		35		350	ps	
		Any Y			500		500		
^t sk(p)		1Yn and 2Yn			•	i I	1	ns	
listar,		CPUCLK PCICLK					±250	ps	
Jitter _(pk-pk) †				_			±350		
		PCICLK				30			
			SEL0 = L, SEL1 = L			20			
^t c(period) [†]		CPUCLK	SEL0 = H, SEL1 = L			16.7		ns	
			SEL0 = L, SEL1 = H			15			
- · · · ·		CPUCLK				45%	55%		
Duty cycle†		PCI	CLK		•	45%	55%		
t _r ‡							2	ns	
t _f ‡		1				1	2	ns	

[†] Specifications are applicable only after the PLL stabilization time has elapsed. ‡ Rise and fall times are characterized using the load circuits shown in Figure 1.

SCAS502C - APRIL 1995 - REVISED MAY 1996


PARAMETER MEASUREMENT INFORMATION




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{\rm O}$ = 50 Ω , $t_{\rm r} \leq$ 2.5 ns, $t_1 \le 2.5 \text{ ns.}$
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





NOTE A: Output skew, $t_{sk(o)}$, is calculated as the greater of: The difference between the fastest and slowest of t_{PLHn} (n = 1, 2, . . . , 8).

The difference between the fastest and slowest of t_{PHLn} (n = 1, 2, ..., 8).

Pulse skew, tsk(p), is calculated as the greater of I tPLHn – tPLHn (n = 1, 2, ..., 8).

Figure 2. Waveforms for Calculation of $t_{sk(o)}$ and $t_{sk(p)}$

