

DRAM

1 MEG x 16 DRAM

3.3V, EDO PAGE MODE,
OPTIONAL EXTENDED REFRESH

FEATURES

- JEDEC- and industry-standard x16 timing, functions, pinouts and packages
- High-performance CMOS silicon-gate process
- Single +3.3V $\pm 0.3V$ power supply
- All device pins are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR), HIDDEN; optional Extended
- BYTE WRITE access cycles
- 1,024-cycle refresh (10 row-, 10 column-addresses)
- Low power, 0.3mW standby; 180mW active, typical
- Extended Data-Out (EDO) PAGE access cycle
- 5V-tolerant I/Os (5.5V maximum V_{IH} level)

OPTIONS

MARKING

- | | |
|------------------------|-------------------|
| Timing | |
| 60ns access | -6 |
| 70ns access | -7 |
| Refresh Rate | |
| Standard 16ms period | None |
| Extended 128ms period | L |
| Packages | |
| Plastic TSOP (400 mil) | TG |
| Plastic SOJ (400 mil) | DJ* |
| Part Number Example: | MT4LC1M16E5TG-6 L |

KEY TIMING PARAMETERS

SPEED	t_{RC}	t_{RAC}	t_{PC}	t_{AA}	t_{CAC}	t_{CAS}
-6	105ns	60ns	25ns	30ns	15ns	12ns
-7	125ns	70ns	30ns	35ns	20ns	12ns


GENERAL DESCRIPTION

The MT4LC1M16E5(L) is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x16 configuration. The MT4LC1M16E5(L) has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins ($\overline{\text{CASL}}$ and $\overline{\text{CASH}}$). These function in a similar manner to a single $\overline{\text{CAS}}$ of other DRAMs in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$.


The MT4LC1M16E5(L) $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition

PIN ASSIGNMENT (Top View)

44/50-Pin TSOP (DB-5)



42-Pin SOJ* (DA-7)



*Consult factory for availability

LOW and the last $\overline{\text{CAS}}$ to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{CASL}}$ transitioning LOW selects an access cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects an access cycle for the upper byte (DQ9-DQ16).

Each bit is uniquely addressed through the 20 address bits during READ or WRITE cycles. These are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. The CAS function also determines whether the cycle will be a refresh cycle (RAS ONLY) or an active cycle (READ, WRITE or READ WRITE) once RAS goes LOW.

GENERAL DESCRIPTION (continued)

The CASL and CASH inputs internally generate a CAS signal functioning in a similar manner to the single CAS input of other DRAMs. The key difference is each CAS input (CASL and CASH) controls its corresponding 8 DQ inputs during WRITE accesses. CASL controls DQ1 through DQ8 and CASH controls DQ9 through DQ16. The two CAS controls give the MT4LC1M16E5(S) both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS (CASL or CASH), whichever occurs last. An EARLY WRITE occurs when WE is taken LOW prior to either CAS falling. A LATE WRITE or READ-MODIFY-WRITE occurs when WE falls after CAS (CASL or CASH) was taken LOW. During EARLY WRITE cycles, the data-outputs (Q) will remain High-Z regardless of the state of OE. During LATE WRITE or READ-MODIFY-WRITE cycles, OE must be taken HIGH to disable the data-outputs prior to applying input data. If a LATE WRITE or READ-MODIFY-WRITE is attempted while keeping OE LOW, no write will occur, and the data-outputs will drive read data from the accessed location.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O. Pin direction is controlled by OE and WE.

PAGE ACCESS

PAGE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined page boundary. The PAGE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the PAGE MODE of operation.

EDO PAGE MODE

The MT4LC1M16E5(L) provides EDO PAGE MODE which is an accelerated FAST PAGE MODE cycle. The primary advantage of EDO is the availability of data-out even after CAS returns HIGH. EDO provides for CAS precharge time (CP) to occur without the output data going invalid. This elimination of CAS output control provides for pipeline READS.

FAST-PAGE-MODE DRAMs have traditionally turned the output buffers off (High-Z) with the rising edge of CAS. EDO-PAGE-MODE DRAMs operate similar to FAST-PAGE-MODE DRAMs, except data will remain valid or become valid after CAS goes HIGH during READS, provided RAS and OE are held LOW. If OE is pulsed while RAS and CAS are LOW, data will toggle from valid data to High-Z and back to the same valid data. If OE is toggled or pulsed after CAS goes HIGH while RAS remains LOW, data will transition to and remain High-Z (refer to Figure 1).




Figure 1
OUTPUT ENABLE AND DISABLE

EDO PAGE MODE (continued)

\overline{WE} can also perform the function of disabling the output drivers under certain conditions, as shown in Figure 2.

During an application, if the DQ outputs are wire OR'd, \overline{OE} must be used to disable idle banks of DRAMs. Alterna-

tively, pulsing \overline{WE} to the idle banks during \overline{CAS} HIGH time will also High-Z the outputs. Independent of \overline{OE} control, the outputs will disable after t_{OFF} , which is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.




Figure 2
WE CONTROL OF DQs

BYTE ACCESS CYCLE

The BYTE WRITES and BYTE READS are determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE access (DQ1-DQ8). Enabling CASH will select an upper BYTE access (DQ9-DQ16). Enabling both CASL and CASH selects a WORD WRITE cycle.

The MT4LC1M16E5(L) may be viewed as two 1 Meg x 8 DRAMs that have common input controls, with the exception of the CAS inputs. Figure 3 illustrates the BYTE WRITE and WORD WRITE cycles.

Additionally, both bytes must always be of the same mode of operation if both bytes are active. A CAS precharge must be satisfied prior to changing modes of operation between the upper and lower bytes. For example, an EARLY WRITE on one byte and a LATE WRITE on the other byte is not allowed during the same cycle. However, an EARLY

WRITE on one byte and, after a CAS precharge has been satisfied, a LATE WRITE on the other byte is permissible.

REFRESH

Preserve correct memory cell data by maintaining power and executing a RAS cycle (READ, WRITE) or RAS refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 1,024 combinations of RAS addresses are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will invoke the refresh counter for automatic RAS addressing.

An optional Extended Refresh mode is also available on the MT4LC1M16E5 L. The "L" version allows the user a dynamic refresh mode at the extended refresh period of 128ms eight times longer than the standard 16ms specification.





Figure 3
WORD AND BYTE WRITE EXAMPLE

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

FUNCTION	RAS	CASL	CASH	WE	OE	t _R	t _C	DQs	NOTES
Standby	H	H→X	H→X	X	X	X	X	High-Z	
READ: WORD	L	L	L	H	L	ROW	COL	Data-Out	
READ: LOWER BYTE	L	L	H	H	L	ROW	COL	Lower Byte, Upper Byte, Data-Out	
READ: UPPER BYTE	L	H	L	H	L	ROW	COL	Lower Byte, Data-Out Upper Byte	
WRITE: WORD (EARLY WRITE)	L	L	L	L	X	ROW	COL	Data-In	
WRITE: LOWER BYTE (EARLY)	L	L	H	L	X	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	
WRITE: UPPER BYTE (EARLY)	L	H	L	L	X	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	
READ WRITE	L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
EDO-PAGE-MODE READ	1st Cycle	L	H→L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H→L	H	L	n/a	COL	Data-Out
	Any Cycle	L	L→H	L→H	H	L	n/a	n/a	Data-Out
EDO-PAGE-MODE WRITE	1st Cycle	L	H→L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle	L	H→L	H→L	L	X	n/a	COL	Data-In
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle	L	H→L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In
HIDDEN	READ	L→H→L	L	L	H	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	L	X	ROW	COL	Data-In
RAS-ONLY REFRESH		L	H	H	X	X	ROW	n/a	High-Z
CBR REFRESH		H→L	L	L	H	X	X	X	High-Z
									4

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
 3. EARLY WRITE only.
 4. Only one CAS must be active (CASL or CASH).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc pin Relative to Vss	-1V to +4.6V
Voltage on NC, Inputs or I/O pins	
Relative to Vss	-1V to +5.5V
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 2, 3) (Vcc = +3.3V ±0.3V)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	3.0	3.6	V	
Input High (Logic 1) Voltage, all inputs (including NC pins)	VIH	2.0	5.5	V	
Input Low (Logic 0) Voltage, all inputs (including NC pins)	VIL	-1.0	0.8	V	
INPUT LEAKAGE CURRENT	I _I	-2	2	µA	4
Any input 0V ≤ V _{IN} ≤ 5.5V (All other pins not under test = 0V)					
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	µA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -2.0mA)					
Output Low Voltage (I _{OUT} = 2.0mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	I _{CC1}	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = other inputs = Vcc -0.2V)	I _{CC2}	500	500	µA	5, 6
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS address cycling: t _{RC} = t _{RC} [MIN])	I _{CC2}	300	300	µA	
	I _{CC3}	170	155	mA	5, 6
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS = V _{IL} , CAS, address cycling: t _{PC} = t _{PC} [MIN])	I _{CC4}	120	110	mA	5, 6
REFRESH CURRENT: RAS ONLY Average power supply current (RAS cycling, CAS=VIH: t _{RC} = t _{RC} [MIN])	I _{CC5}	160	145	mA	5, 6
REFRESH CURRENT: CBR Average power supply current (RAS, CAS address cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	150	140	mA	5, 7
REFRESH CURRENT: Extended (L version only) Average power supply current: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN); WE = Vcc -0.2V; OE, A0-A9 and DIN = Vcc -0.2V or 0.2V (DIN may be left open); t _{RC} = 125µs (1,024 rows at 125µs = 128ms)	I _{CC7} (L only)	150	150	µA	5, 7

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: Addresses	C _{i1}	5	pF	8
Input Capacitance: RAS, CASL,CASH, WE, OE	C _{i2}	7	pF	8
Input/Output Capacitance: DQ	C _{io}	7	pF	8

EDO DRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS(Notes: 2, 3, 6, 9, 10, 11, 12,) (V_{cc} = +3.3V ±0.3V)

AC CHARACTERISTICS	PARAMETER	-6		-7		UNITS	NOTES
		SYM	MIN	MAX	MIN		
Access time from column-address	t _{AA}			30		ns	
Column-address set-up to CAS precharge	t _{ACH}	15			15	ns	
Column-address hold time (referenced to RAS)	t _{AR}	45		50		ns	
Column-address setup time	t _{ASC}	0		0		ns	25
Row-address setup time	t _{ASR}	0		0		ns	25
Column-address to WE delay time	t _{AWD}	55		60		ns	13
Access time from CAS	t _{CAC}		15		20	ns	14, 26
Column-address hold time	t _{CAH}	10		12		ns	25
CAS pulse width	t _{CAS}	12	10,000	13	10,000	ns	27
CAS hold time (CBR REFRESH)	t _{CHR}	10		12		ns	7, 28
Last CAS going LOW to first CAS to return HIGH	t _{CLCH}	10		10		ns	29
CAS to output in Low-Z	t _{CLZ}	0		0		ns	26
Data output hold after next CAS LOW	t _{COH}	3		3		ns	
CAS precharge time	t _{CP}	10		10		ns	15, 30
Access time from CAS precharge	t _{CPA}		35		40	ns	26
CAS to RAS precharge time	t _{CRP}	5		5		ns	28
CAS hold time	t _{CSH}	50		55		ns	28
CAS setup time (CBR REFRESH)	t _{CSR}	5		5		ns	7, 25
CAS to WE delay time	t _{CWD}	35		40		ns	13, 25
Write command to CAS lead time	t _{CWL}	15		15		ns	28
Data-in hold time	t _{DH}	10		12		ns	16, 26
Data-in hold time (referenced to RAS)	t _{DHR}	45		55		ns	
Data-in setup time	t _{DS}	0		0		ns	16, 26
Output disable	t _{OD}	0	15	0	15	ns	
Output Enable	t _{OE}		15		20	ns	17, 26
OE hold time from WE during READ-MODIFY-WRITE cycle	t _{OEH}	12		12		ns	18
OE HIGH hold from CAS HIGH	t _{OEHc}	10		10		ns	18
OE HIGH pulse width	t _{OEP}	10		10		ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 2, 3, 6, 9, 10, 11, 12, 20) (V_{CC} = +3.3V ±0.3V)


AC CHARACTERISTICS		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
OE LOW to CAS HIGH setup time	t _{OES}	5		5		ns	
Output buffer turn-off delay	t _{OFF}	3	15	3	15	ns	20, 26
OE setup prior to RAS during HIDDEN REFRESH cycle	t _{ORD}	0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	t _{PC}	25		30		ns	31
EDO-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	75		85		ns	31
Access time from RAS	t _{RAC}		60		70	ns	19
RAS to column-address delay time	t _{RAD}	12	30	12	35	ns	21
Row-address hold time	t _{RAH}	10		10		ns	
Column-address to RAS lead time	t _{RAL}	30		35		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	ns	
RAS pulse width (EDO PAGE MODE)	t _{RASP}	60	125,000	70	125,000	ns	
Random READ or WRITE cycle time	t _{RC}	105		125		ns	
RAS to CAS delay time	t _{RCD}	14	45	14	50	ns	22, 25
Read command hold time (referenced to CAS)	t _{RCH}	0		0		ns	23, 28
Read command setup time	t _{RCS}	0		0		ns	25
Refresh period (1,024 cycles)	t _{REF}		16		16	ms	
Refresh period (1,024 cycles) L version	t _{REF}		128		128	ms	
RAS precharge time	t _{RP}	40		50		ns	
RAS to CAS precharge time	t _{RPC}	5		5		ns	
Read command hold time (referenced to RAS)	t _{RRH}	0		0		ns	23
RAS hold time	t _{RSH}	13		15		ns	32
READ WRITE cycle time	t _{RWC}	145		170		ns	
RAS to WE delay time	t _{RWD}	80		90		ns	13
Write command to RAS lead time	t _{RWL}	15		15		ns	
Transition time (rise or fall)	t _T	2	50	2	50	ns	
Write command hold time	t _{WCH}	10		12		ns	32
Write command hold time (referenced to RAS)	t _{WCR}	45		55		ns	
WE command setup time	t _{WCS}	0		0		ns	13, 25
Output disable delay from WE	t _{WHZ}	0	13	0	15	ns	
Write command pulse width	t _{WP}	10		12		ns	
WE pulse width to disable at CAS HIGH	t _{WPZ}	10		12		ns	
WE hold time (CBR REFRESH)	t _{WRH}	10		10		ns	
WE setup time (CBR REFRESH)	t _{WRP}	10		10		ns	

EDO DRAM

NOTES

1. All voltages referenced to Vss.
2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq \text{Ta} \leq 70^{\circ}\text{C}$) is assured.
3. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with $\overline{\text{WE}}$ HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
4. NC pins are assumed to be left floating and are not tested for leakage.
5. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
6. Column address changed once each cycle.
7. Enables on-chip refresh and address counters.
8. This parameter is sampled. $V_{CC} = +3.0\text{V}$; $f = 1\text{ MHz}$.
9. AC characteristics assume $\text{tT} = 2.5\text{ns}$.
10. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
11. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
12. Measured with a load equivalent to two TTL gates, 100pF and $V_{OL} = 0.8\text{V}$ and $V_{OH} = 2.0\text{V}$.
13. tWCS , tRWD , tAWD and tCWD are not restrictive operating parameters. tWCS applies to EARLY WRITE cycles. tRWD , tAWD and tCWD apply to READ-MODIFY-WRITE cycles. If $\text{tWCS} \geq \text{tWCS}$ (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $\text{tWCS} < \text{tWCS}$ (MIN) and $\text{tRWD} \geq \text{tRWD}$ (MIN), $\text{tAWD} \geq \text{tAWD}$ (MIN) and $\text{tCWD} \geq \text{tCWD}$ (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle. tWCS , tRWD , tCWD and tAWD are not applicable in a LATE WRITE cycle.
14. Assumes that $\text{tRCD} \geq \text{tRCD}$ (MAX).
15. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for tCP .
16. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
17. If $\overline{\text{OE}}$ is tied permanently LOW, LATE WRITE or READ-MODIFY-WRITE operations are not permissible and should not be attempted. Additionally, $\overline{\text{WE}}$ must be pulsed during $\overline{\text{CAS}}$ HIGH time in order to place I/O buffers in High-Z.
18. LATE WRITE and READ-MODIFY-WRITE cycles must have both tOD and tOEH met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after tOEH is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
19. Assumes that $\text{tRCD} < \text{tRCD}$ (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
20. tOFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to V_{OH} or V_{OL} . It is referenced from the rising edge of $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$, whichever occurs last.
21. Operation within the tRAD (MAX) limit ensures that tRAC (MIN) and tCAC (MIN) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the specified tRAD (MAX) limit, then access time is controlled exclusively by tAA , provided tRCD is not exceeded.
22. Operation within the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, then access time is controlled exclusively by tCAC , provided tRAD is not exceeded.
23. Either tRCH or tRRH must be satisfied for a READ cycle.
24. The first $\overline{\text{CASx}}$ edge to transition LOW.
25. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input; DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
26. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
27. The last $\overline{\text{CASx}}$ edge to transition HIGH.
28. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
29. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
30. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
31. Last $\overline{\text{CASx}}$ to go LOW.
32. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.

READ CYCLE




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.
 2. t_{OFF} is referenced from rising edge of RAS or CAS, whichever occurs last.

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		30		35	ns
t_{ACH}	15		15		ns
t_{AR}	45		50		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		15		20	ns
t_{CAH}	10		12		ns
t_{CAS}	12	10,000	13	10,000	ns
t_{CLCH}	10		10		ns
t_{CLZ}	0		0		ns
t_{CRP}	5		5		ns
t_{CSH}	50		55		ns
t_{OD}	0	15	0	15	ns
t_{OE}		15		20	ns
t_{OFF}	3	15	3	15	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{RAC}		60		70	ns
t_{RAD}	12	30	12	35	ns
t_{RAH}	10		10		ns
t_{RAL}	30		.35		ns
t_{RAS}	60	10,000	70	10,000	ns
t_{RC}	105		125		ns
t_{RCD}	14	45	14	50	ns
t_{RCH}	0		0		ns
t_{RCS}	0		0		ns
t_{RP}	40		50		ns
t_{RRH}	0		0		ns
t_{RSH}	13		15		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns

EARLY WRITE CYCLE



NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.


TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'ACH	15		15		ns
'AR	45		50		ns
'ASC	0		0		ns
'ASR	0		0		ns
'CAH	10		12		ns
'CAS	12	10,000	13	10,000	ns
'CLCH	10		10		ns
'CRP	5		5		ns
'CSH	50		55		ns
'CWL	15		15		ns
'DH	10		12		ns
'DHR	45		55		ns
'DS	0		0		ns
'RAD	12	30	12	35	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'RAH	10		10		ns
'RAL	30		35		ns
'RAS	60	10,000	70	10,000	ns
'RC	105		125		ns
'RCD	14	45	14	50	ns
'RP	40		50		ns
'RSH	13		15		ns
'RWL	15		15		ns
'WCH	10		12		ns
'WCR	45		55		ns
'WCS	0		0		ns
'WP	10		12		ns
'WRH	10		10		ns
'WRP	10		10		ns

READ WRITE CYCLE

(LATE WRITE and READ-MODIFY-WRITE cycles)




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
tAA		30		35	ns
tACH	15		15		ns
tAR	45		50		ns
tASC	0		0		ns
tASR	0		0		ns
tAWD	55		60		ns
tCAC		15		20	ns
tCAH	10		12		ns
tCAS	12	10,000	13	10,000	ns
tCLCH	10		10		ns
tCLZ	0		0		ns
tCRP	5		5		ns
tCSH	50		55		ns
tCWD	35		40		ns
tCWL	15		15		ns
tDH	10		12		ns
tDS	0		0		ns
tOD	0	15	0	15	ns

-6		-7		UNITS	
SYM	MIN	MAX	MIN	MAX	
'OE		15		20	ns
'OEH	12		12		ns
'RAC		60		70	ns
'RAD	12	30	12	35	ns
'RAH	10		10		ns
'RAL	30		35		ns
'RAS	60	10,000	70	10,000	ns
'RCD	14	45	14	50	ns
'RCS	0		0		ns
'RP	40		50		ns
'RSH	13		15		ns
'RWC	145		170		ns
'RWD	80		90		ns
'RWL	15		15		ns
'WP	10		12		ns
'WRH	10		10		ns
'WRP	10		10		ns

EDO-PAGE-MODE READ CYCLE




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for $tWRP$ and $tWRH$. This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{ACH}	15		15		ns
t _{AR}	45		50		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH}	10		12		ns
t _{CAS}	12	10,000	13	10,000	ns
t _{CLCH}	10		10		ns
t _{CLZ}	0		0		ns
t _{COH}	3		3		ns
t _{CP}	10		10		ns
t _{CPA}		35		40	ns
t _{CRP}	5		5		ns
t _{CSH}	50		55		ns
t _{OD}	0	15	0	15	ns
t _{OE}		15		20	ns
t _{OEHC}	10		10		ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OEP}	10		10		ns
t _{OES}	5		5		ns
t _{OFF}	3	15	3	15	ns
t _{PC}	25		30		ns
t _{RAC}		60		70	ns
t _{RAD}	12	30	12	35	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RASP}	60	125,000	70	125,000	ns
t _{RCD}	14	45	14	50	ns
t _{RCH}	0		0		ns
t _{RCS}	0		0		ns
t _{RP}	40		50		ns
t _{RRH}	0		0		ns
t _{RSH}	13		15		ns
t _{WRH}	10		10		ns
t _{WRP}	10		10		ns

EDO-PAGE-MODE EARLY-WRITE CYCLE




NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for tWRP and tWRH. This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'ACH	15		15		ns
'AR	45		50		ns
'ASC	0		0		ns
'ASR	0		0		ns
'CAH	10		12		ns
'CAS	12	10,000	13	10,000	ns
'CLCH	10		10		ns
'CP	10		10		ns
'CRP	5		5		ns
'CSH	50		55		ns
'CWL	15		15		ns
'DH	10		12		ns
'DHR	45		55		ns
'DS	0		0		ns
'PC	25		30		ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'RAD	12	30	12	35	ns
'RAH	10		10		ns
'RAL	30		35		ns
'RASP	60	125,000	70	125,000	ns
'RCD	14	45	14	50	ns
'RP	40		50		ns
'RSH	13		15		ns
'RWL	15		15		ns
'WCH	10		12		ns
'WCR	45		55		ns
'WCS	0		0		ns
'WP	10		12		ns
'WRH	10		10		ns
'WRP	10		10		ns

EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




NOTE:

1. \overline{PC} is for LATE WRITE cycles only.
2. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for \overline{WRP} and \overline{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'AA		30		35	ns
'AR	45		50		ns
'ASC	0		0		ns
'ASR	0		0		ns
'AWD	55		60		ns
'CAC		15		20	ns
'CAH	10		12		ns
'CAS	12	10,000	13	10,000	ns
'CLCH	10		10		ns
'CLZ	0		0		ns
'CP	10		10		ns
'CPA		35		40	ns
'CRP	5		5		ns
'CSH	50		55		ns
'CWD	35		40		ns
'CWL	15		15		ns
'DH	10		12		ns
'DS	0		0		ns
'OD	0	15	0	15	ns

	-6		-7		
SYM	MIN	MAX	MIN	MAX	UNITS
'OE		15		20	ns
'OEH	12		12		ns
'PC	25		30		ns
'PRWC	75		85		ns
'RAC		60		70	ns
'RAD	12	30	12	35	ns
'RAH	10		10		ns
'RAL	30		35		ns
'RASP	60	125,000	70	125,000	ns
'RCD	14	45	14	50	ns
'RCS	0		0		ns
'RP	40		50		ns
'RSH	13		15		ns
'RWD	80		90		ns
'RWL	15		15		ns
'WP	10		12		ns
'WRH	10		10		ns
'WRP	10		10		ns

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE
(Pseudo READ-MODIFY-WRITE)


■ DON'T CARE
■ UNDEFINED

NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for \overline{WRP} and \overline{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.


TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{ACH}	15		15		ns
t _{AR}	45		50		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH}	10		12		ns
t _{CAS}	12	10,000	13	10,000	ns
t _{CLCH}	10		10		ns
t _{COH}	3		3		ns
t _{CP}	10		10		ns
t _{CPA}		35		40	ns
t _{CRP}	5		5		ns
t _{CSH}	50		55		ns
t _{DH}	10		12		ns
t _{DS}	0		0		ns
t _{OE}		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{PC}	25		30		ns
t _{RAC}			60		ns
t _{RAD}	12		30	12	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RASP}	60	125,000	70	125,000	ns
t _{RCD}	14	45	14	50	ns
t _{RCH}	0		0		ns
t _{RCS}	0		0		ns
t _{RP}	40		50		ns
t _{RSH}	13		15		ns
t _{WCH}	10		12		ns
t _{WCS}	0		0		ns
t _{WHZ}	0	13	0	15	ns
t _{WRH}	10		10		ns
t _{WRP}	10		10		ns

READ CYCLE

(with \overline{WE} -controlled disable)





DON'T CARE
 UNDEFINED

- NOTE:** 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{AA}		30		35	ns
t_{AR}	45		50		ns
t_{ASC}	0		0		ns
t_{ASR}	0		0		ns
t_{CAC}		15		20	ns
t_{CAH}	10		12		ns
t_{CAS}	12	10,000	13	10,000	ns
t_{CLCH}	10		10		ns
t_{CLZ}	0		0		ns
t_{CP}	10		10		ns
t_{CRP}	5		5		ns
t_{CSH}	50		55		ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{OD}	0	15	0	15	ns
t_{OE}		15		20	ns
t_{RAC}		60		70	ns
t_{RAD}	12	30	12	35	ns
t_{RAH}	10		10		ns
t_{RCD}	14	45	14	50	ns
t_{RCH}	0		0		ns
t_{RCS}	0		0		ns
t_{WHZ}	0	13	0	15	ns
t_{WPZ}	10		12		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns


RAS-ONLY REFRESH CYCLE**CBR REFRESH CYCLE**
(Addresses and \overline{OE} = DON'T CARE)

- NOTE:**
1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.
 2. t_{WRP} and t_{WRH} are for system design reference only. The \overline{WE} signal is actually a "don't care" at \overline{RAS} time during a CBR REFRESH. However, \overline{WE} should be held HIGH at \overline{RAS} time during a CBR REFRESH to ensure compatibility with other DRAMs that require \overline{WE} HIGH at \overline{RAS} time during a CBR REFRESH.

TIMING PARAMETERS

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{ASR}	0		0		ns
t_{CHR}	10		12		ns
t_{CP}	10		10		ns
t_{CRP}	5		5		ns
t_{CSR}	5		5		ns
t_{RAH}	10		10		ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t_{RAS}	60	10,000	70	10,000	ns
t_{RC}	105		125		ns
t_{RP}	40		50		ns
t_{RPC}	5		5		ns
t_{WRH}	10		10		ns
t_{WRP}	10		10		ns

HIDDEN REFRESH CYCLE 32
 $(\overline{WE} = \text{HIGH}; \overline{OE} = \text{LOW})$
**TIMING PARAMETERS**

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{AA}		30		35	ns
t _{AR}	45		50		ns
t _{ASC}	0		0		ns
t _{ASR}	0		0		ns
t _{CAC}		15		20	ns
t _{CAH}	10		12		ns
t _{CHR}	10		12		ns
t _{CLZ}	0		0		ns
t _{CRP}	5		5		ns
t _{OD}	0	15	0	15	ns
t _{OE}		15		20	ns

SYM	-6		-7		UNITS
	MIN	MAX	MIN	MAX	
t _{OFF}	3	15	3	15	ns
t _{ORD}	0		0		ns
t _{RAC}		60		70	ns
t _{RAD}	12	30	12	35	ns
t _{RAH}	10		10		ns
t _{RAL}	30		35		ns
t _{RAS}	60	10,000	70	10,000	ns
t _{RC}	105		125		ns
t _{RCD}	14	45	14	50	ns
t _{RP}	40		50		ns
t _{RSH}	13		15		ns