54F/74F114

Dual JK Negative Edge-Triggered Flip-Flop With Common Clocks and Clears

Description


The 'F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \overline{S}_D or \overline{C}_D prevents clocking and forces Q or \overline{Q} HIGH, respectively. Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.

Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of Clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP and SOIC



Pin Assignment for LCC and PCC

Input Loading/Fan-Out: See Section 3 for U.L. definitions


Pin Names	Description	54F/74F(U.L.) HIGH/LOW
I. J. K. K.	Data Inputs	0.5/0.375
J ₁ , J ₂ , K ₁ , K ₂ CP	Clock Pulse Input (Active Falling Edge)	0.5/3.0
	Direct Clear Input (Active LOW)	0.5/3.7
\overline{S}_{D} , \overline{S}_{D2}	Direct Set Inputs (Active LOW)	0.5/1.875
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	25/12.5

Truth Table

Inputs		Output		
@t _n		@t _n		
J	К	Q		
HH	エトエト	Q _n L H Q _n		

 $\begin{aligned} & H = HIGH \ \ Voltage \ \ Level \\ & L = LOW \ \ Voltage \ \ Level \\ & t_n = Bit \ \ Time \ \ before \ \ Clock \ \ Pulse \\ & t_{n+1} = Bit \ \ Time \ \ after \ \ Clock \ \ Pulse \end{aligned}$

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

DC Characteristics over Operating Temperature Range (unless otherwise specified)

	Parameter	54F/74F					
Symbol		Min	Тур	Max	Units	Conditions	
Icc	Power Supply Current		12	19	mA	$V_{CC} = Max, V_{CP} = 0$	

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol	Parameter	54F/74F	54F	74F	Units	Fig. No.
		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	T_A , $V_{CC} = Mil$ $C_L = 50 pF$	T_A , $V_{CC} =$ Com $C_L = 50 pF$		
		Min Typ Max	Min Max	Min Max		
f _{max}	Maximum Clock Frequency	100 125		90	MHz	3-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n or Q _n	3.0 5.0 6.5 3.0 5.5 7.5		3.0 7.5 3.0 8.5	ns	3-1 3-8
t _{PLH}	Propagation Delay \overline{C}_D or \overline{S}_{Dn} to \overline{Q}_n	3.0 4.5 6.5 3.0 4.5 6.5		3.0 7.5 3.0 7.5	ns	3-1 3-9

AC Operating Requirements: See Section 3 for waveforms

Symbol	Parameter	54F/74F	54F	74F	Units	Fig. No.
		$T_A = +25$ °C $V_{CC} = +5.0$ V	T _A , V _{CC} =	T _A , V _{CC} = Com		
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time, HIGH or LOW J _n or K _n to CP	4.0 3.0		5.0 3.5		2.6
t _h (H)	Hold Time, HIGH or LOW J _n or K _n to CP	0		0 0	ns	3-6
t _w (H)	CP Pulse Width HIGH or LOW	4.5 4.5		5.0 5.0	ns	3-8
t _w (L)	C _D or S _{Dn} Pulse Width, LOW	4.5		5.0	ns	3-9
t _{rec}	C _D or S _{Dn} to CP Recovery Time	4.0		5.0	ns	3-11