

December 1997

Fast CMOS 3.3V 16-Bit Registered Transceiver

Features

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V_{CC} Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

Description


Harris Semiconductor's CD74LCX16646 is produced in an advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The CD74LCX16646 is a 16-bit registered transceiver organized as two independent 8-bit bus transceivers designed with three-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Each 8-bit transceiver utilizes the enable control ($\chi\overline{OE}$) and direction pins ($\chi\overline{DIR}$) to control the transceiver functions. The Select ($\chi\overline{SAB}$ and $\chi\overline{SBA}$) control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.

The CD74LCX16646 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Pinout

CD74LCX16646 (SSOP, TSSOP)
TOP VIEW




Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74LCX16646MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LCX16646SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Functional Block Diagram



TRUTH TABLE (NOTE 2)

FUNCTION	INPUTS						(NOTE 1) DATA I/O	
	$x\overline{OE}$	$xDIR$	$xCLKAB$	$xCLKBA$	$xSAB$	$xSBA$	xAx	xBx
Isolation	H	X	H or L	H or L	X	X	Input	Input
Store A and B Data	H	X	↑	↑	X	X		
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H		
Real Time A Data to B Bus	L	H	X	X	L	X	Input	Output
Stored A Data to B Bus	L	H	H or L	X	H	X		

NOTES:

1. The data output functions may be enabled or disabled by various signals at the $x\overline{OE}$ or $xDIR$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. H = High Voltage Level
L = Low Voltage Level
X = Don't Care
↑ = LOW-to-HIGH transition




FIGURE 1. REAL-TIME TRANSFER BUS B TO A




FIGURE 2. REAL-TIME TRANSFER BUS A TO B




FIGURE 3. STORAGE FROM A AND/OR B




FIGURE 4. TRANSFER STORES DATA TO A AND/OR B

NOTE:

- 3. Cannot transfer data to A bus and B bus simultaneously.

Pin Descriptions

PIN NAME	DESCRIPTION
\overline{xOE} , \overline{xDIR}	Output Enable Inputs (Active LOW)
$xCLKAB$, $xCLKBA$	Clock Pulse Inputs
$xSAB$, $xSBA$	Output Data Source Select Inputs
xAx	Data Register A Inputs Data Register B Outputs
xBx	Data Register B Inputs Data Register A Outputs
GND	Ground
VCC	Power

CD74LCX16646

Absolute Maximum Ratings

DC Input Voltage -0.5V to 7.0V
 DC Output Current 120mA

Operating Conditions

Temperature Range -40°C to 85°C
 Supply Voltage to Ground Potential
 Inputs and V_{CC} Only -0.5V to 7.0V
 Supply Voltage, V_{CC}
 Operating 2.0V (Min), 3.6V (Max)
 Data Retention 1.5V (Min), 3.6V (Max)
 Supply Voltage to Ground Potential
 Outputs and D/O Only -0.5V to 7.0V

Thermal Information

Thermal Resistance (Typical, Note 4) θ_{JA} (°C/W)
 TSSOP Package 85
 SSOP Package 70
 Maximum Junction Temperature 150°C
 Maximum Storage Temperature Range -65°C to 150°C
 Maximum Lead Temperature (Soldering 10s) 300°C
 (Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS	MIN	(NOTE 6) TYP	MAX	UNITS	
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T _A = -40°C to 85°C, V _{CC} = 2.7V to 3.6V							
Input HIGH Voltage	V _{IH}	Guaranteed Logic HIGH Level	2.0	-	-	V	
Input LOW Voltage (Input and I/O Pins)	V _{IL}	Guaranteed Logic LOW Level	-	-	0.8	V	
Output HIGH Voltage	V _{OH}	V _{CC} = 2.7V to 3.6V	I _{OH} = -0.1mA	V _{CC} - 0.2	-	-	V
		V _{CC} = 2.7V	I _{OH} = -12mA	2.2	-	-	V
		V _{CC} = 3.0V	I _{OH} = -18mA	2.4	-	-	V
			I _{OH} = -24mA	2.2	-	-	V
Output LOW Voltage	V _{OL}	V _{CC} = 2.7V to 3.6V	I _{OL} = 0.1mA	-	-	0.2	V
		V _{CC} = 2.7V	I _{OL} = 12mA	-	-	0.4	V
		V _{CC} = 3V	I _{OL} = 16mA	-	-	0.4	V
			I _{OL} = 24mA	-	-	0.55	V
Clamp Diode Voltage	V _{IK}	V _{CC} = Min, I _{IN} = -18mA	-	-0.7	-1.2	V	
Input Current	I _I	V _{CC} = 2.7V to 3.6V	0 ≤ V _I ≤ 5.5V	-	-	±5	μA
High Impedance Output Current (Three-State)	I _{OZ}	V _{CC} = 2.7V to 3.6V	0 ≤ V _O ≤ 5.5V V _I = V _{IH} or V _{IL}	-	-	±5	μA
Power Down Disable	I _{OFF}	V _{CC} = 0V	V _{IN} or V _{OUT} ≤ 5.5V	-	-	10	μA
Quiescent Power Supply Current	I _{CC}	V _{CC} = Max	V _{IN} = GND or V _{CC}	-	0.1	10	μA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI _{CC}	V _{CC} = Max	V _{IN} = V _{CC} - 0.6V (Note 7)	-	-	500	μA
CAPACITANCE							
Input Capacitance (Note 8)	C _{IN}	V _{CC} = Open, V _{IN} = 0V or V _{CC}	-	7	-	pF	
Output Capacitance (Note 8)	C _{OUT}	V _{CC} = 3.3V, V _{IN} = 0V or V _{CC}	-	8	-	pF	
Power Dissipation Capacitance (Note 9)	C _{PD}	V _{CC} = 3.3V, V _{IN} = 0V or V _{CC} , f = 10MHz	-	20	-	pF	

CD74LCX16646

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	TEST CONDITIONS	V _{CC} = 3.3V ±0.3V		V _{CC} = 2.7V		UNITS
			MIN	MAX	MIN	MAX	
Maximum Clock Frequency	f _{MAX}	C _L = 50pF, R _L = 500Ω	170	-	-	-	MHz
Propagation Delay, Bus to Bus	t _{PHL} , t _{PLH}		1.5	5.0	1.5	6.0	ns
Propagation Delay, Clock to Bus	t _{PHL} , t _{PLH}		1.5	6.0	1.5	7.0	ns
Propagation Delay, Select to Bus	t _{PHL} , t _{PLH}		1.5	6.0	1.5	7.0	ns
Output Enable Time	t _{PZL} , t _{PZH}		1.5	7.5	1.5	8.5	ns
Output Disable Time (Note 12)	t _{PLZ} , t _{PHZ}		1.5	6.0	1.5	7.0	ns
Setup Time	t _S		2.5	-	2.5	-	ns
Hold Time	t _H		1.5	-	1.5	-	ns
Pulse Width (Note 12)	t _W		3.0	-	3.0	-	ns
Output to Output Skew (Note 13)	t _{SK(O)}		-	1.0	-	-	ns

Dynamic Switching Characteristics T_A = 25°C

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	TYP	UNITS
Dynamic LOW Peak Voltage	V _{OLP}	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V	0.8	V
Dynamic LOW Valley Voltage	V _{OLV}	V _{CC} = 3.3V, C _L = 50pF, V _{IH} = 3.3V, V _{IL} = 0V	0.8	V

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at V_{CC} = 3.3V, 25°C ambient and maximum loading.
7. Per TTL driven input; all other inputs at V_{CC} or GND.
8. This parameter is determined by device characterization but is not production tested.
9. C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship:
P_D (total power per latch) = V_{CC}² f_i (C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply range.
10. See test circuit and waveforms.
11. Minimum limits are guaranteed but not tested on Propagation Delays.
12. This parameter is guaranteed but not production tested.
13. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
14. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.