CD74LCX16646

December 1997

Fast CMOS 3.3V 16-Bit Registered Transceiver

Features

- Advanced 0.6 micron CMOS Technology
- 5V Tolerant Inputs and Outputs
- Supports Live Insertion of PCBs
- 2.0V to 3.6V V_{CC} Supply Range
- Balanced 24mA Output Drive
- Low Ground Bounce Outputs
- ESD Protection Exceeds 2000V, HBM; 200V, MM
- Functionally Compatible with FCT3, LVC, LVT, and 74 Series Logic Families

Pinout

CD74LCX16646 (SSOP, TSSOP)
TOP VIEW



Description

Harris Semiconductor's CD74LCX16646 is produced in an advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The CD74LCX16646 is a 16-bit registered transceiver organized as two independent 8-bit bus transceivers designed with three-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Each 8-bit transceiver utilizes the enable control ($_X\overline{OE}$) and direction pins ($_X$DIR) to control the transceiver functions. The Select ($_X$SAB and $_X$SBA) control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.

The CD74LCX16646 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

Ordering Information

PART NUMBER	TEMP. RANGE (^oC)	PACKAGE	PKG. NO.
CD74LCX16646MT	-40 to 85	56 Ld TSSOP	M56.240-P
CD74LCX16646SM	-40 to 85	56 Ld SSOP	M56.300-P

NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

File Number **4439**

Functional Block Diagram



TRUTH TABLE (NOTE 2)

FUNCTION	INPUTS						(NOTE 1) DATA I/O	
	$_X\overline{OE}$	$_X$DIR	$_X$CLKAB	$_X$CLKBA	$_X$SAB	$_X$SBA	$_XA_X$	$_XB_X$
Isolation	H	X	H or L	H or L	X	X	Input	Input
Store A and B Data	H	X	↑	↑	X	X		
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H		
Real Time A Data to B Bus	L	H	X	X	L	X	Input	Output
Stored A Data to B Bus	L	H	H or L	X	H	X		

NOTES:

1. The data output functions may be enabled or disabled by various signals at the $_X\overline{OE}$ or $_X$DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
2. H = High Voltage Level
   L = Low Voltage Level
   X = Don't Care
   ↑ = LOW-to-HIGH transition



FIGURE 1. REAL-TIME TRANSFER BUS B TO A



FIGURE 2. REAL-TIME TRANSFER BUS A TO B



FIGURE 3. STORAGE FROM A AND/OR B



FIGURE 4. TRANSFER STORES DATA TO A AND/OR B

NOTE:

3. Cannot transfer data to A bus and B bus simultaneously.

Pin Descriptions

PIN NAME	DESCRIPTION
$_X\overline{OE}$, $_X$DIR	Output Enable Inputs (Active LOW)
$_X$CLKAB, $_X$CLKBA	Clock Pulse Inputs
$_X$SAB, $_X$SBA	Output Data Source Select Inputs
$_XA_X$	Data Register A Inputs Data Register B Outputs
$_XB_X$	Data Register B Inputs Data Register A Outputs
GND	Ground
V_{CC}	Power

Absolute Maximum Ratings

DC Input Voltage . . . . . -0.5V to 7.0V
DC Output Current 120mA

Operating Conditions

Temperature Range . . . . . -40°C to 85°C
Supply Voltage to Ground Potential
Inputs and V_{CC} Only. . . . . -0.5V to 7.0V
Supply Voltage, V_{CC}
Operating . . . . . 2.0V (Min), 3.6V (Max)
Data Retention . . . . . 1.5V (Min), 3.6V (Max)
Supply Voltage to Ground Potential
Outputs and D/O Only. . . . . -0.5V to 7.0V

Thermal Information

Thermal Resistance (Typical, Note 4)	θ_{JA} (°C/W)
TSSOP Package	85
SSOP Package	70

Maximum Junction Temperature . . . . . 150°C
Maximum Storage Temperature Range . . . . . -65°C to 150°C
Maximum Lead Temperature (Soldering 10s) . . . . . 300°C
(Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

4. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications

PARAMETER	SYMBOL	(NOTE 5) TEST CONDITIONS		MIN	(NOTE 6) TYP	MAX	UNITS
DC ELECTRICAL SPECIFICATIONS Over the Operating Range, T_A = -40°C to 85°C, V_{CC} = 2.7V to 3.6V							
Input HIGH Voltage	V_{IH}	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage (Input and I/O Pins)	V_{IL}	Guaranteed Logic LOW Level		-	-	0.8	V
Output HIGH Voltage	V_{OH}	V_{CC} = 2.7V to 3.6V	I_{OH} = -0.1mA	V_{CC} - 0.2	-	-	V
		V_{CC} = 2.7V	I_{OH} = -12mA	2.2	-	-	V
		V_{CC} = 3.0V	I_{OH} = -18mA	2.4	-	-	V
			I_{OH} = -24mA	2.2	-	-	V
Output LOW Voltage	V_{OL}	V_{CC} = 2.7V to 3.6V	I_{OL} = 0.1mA	-	-	0.2	V
		V_{CC} = 2.7V	I_{OL} = 12mA	-	-	0.4	V
		V_{CC} = 3V	I_{OL} = 16mA	-	-	0.4	V
			I_{OL} = 24mA	-	-	0.55	V
Clamp Diode Voltage	V_{IK}	V_{CC} = Min, I_{IN} = -18mA		-	-0.7	-1.2	V
Input Current	I_I	V_{CC} = 2.7V to 3.6V	0 ≤ V_I ≤ 5.5V	-	-	±5	µA
High Impedance Output Current (Three-State)	I_{OZ}	V_{CC} = 2.7V to 3.6V	0 ≤ V_O ≤ 5.5V V_I = V_{IH} or V_{IL}	-	-	±5	µA
Power Down Disable	I_{OFF}	V_{CC} = 0V	V_{IN} or V_{OUT} ≤ 5.5V	-	-	10	µA
Quiescent Power Supply Current	I_{CC}	V_{CC} = Max	V_{IN} = GND or V_{CC}	-	0.1	10	µA
Quiescent Power Supply Current TTL Inputs HIGH	ΔI_{CC}	V_{CC} = Max	V_{IN} = V_{CC} - 0.6V (Note 7)	-	-	500	µA
CAPACITANCE							
Input Capacitance (Note 8)	C_{IN}	V_{CC} = Open, V_{IN} = 0V or V_{CC}		-	7	-	pF
Output Capacitance (Note 8)	C_{OUT}	V_{CC} = 3.3V, V_{IN} = 0V or V_{CC}		-	8	-	pF
Power Dissipation Capacitance (Note 9)	C_{PD}	V_{CC} = 3.3V, V_{IN} = 0V or V_{CC}, f = 10MHz		-	20	-	pF

Switching Specifications Over Operating Range

PARAMETER	SYMBOL	TEST CONDITIONS	V_{CC} = 3.3V ±0.3V		V_{CC} = 2.7V		UNITS
			MIN	MAX	MIN	MAX	
Maximum Clock Frequency	f_{MAX}	C_L = 50pF, R_L = 500Ω	170	-	-	-	MHz
Propagation Delay, Bus to Bus	t_{PHL}, t_{PLH}		1.5	5.0	1.5	6.0	ns
Propagation Delay, Clock to Bus	t_{PHL}, t_{PLH}		1.5	6.0	1.5	7.0	ns
Propagation Delay, Select to Bus	t_{PHL}, t_{PLH}		1.5	6.0	1.5	7.0	ns
Output Enable Time	t_{PZL}, t_{PZH}		1.5	7.5	1.5	8.5	ns
Output Disable Time (Note 12)	t_{PLZ}, t_{PHZ}		1.5	6.0	1.5	7.0	ns
Setup Time	t_S		2.5	-	2.5	-	ns
Hold Time	t_H		1.5	-	1.5	-	ns
Pulse Width (Note 12)	t_W		3.0	-	3.0	-	ns
Output to Output Skew (Note 13)	$t_{SK(O)}$		-	1.0	-	-	ns

Dynamic Switching Characteristics $T_A = 25^oC$

PARAMETER	SYMBOL	(NOTE 14) TEST CONDITIONS	TYP	UNITS
Dynamic LOW Peak Voltage	V_{OLP}	V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V	0.8	V
Dynamic LOW Valley Voltage	V_{OLV}	V_{CC} = 3.3V, C_L = 50pF, V_{IH} = 3.3V, V_{IL} = 0V	0.8	V

NOTES:

5. For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
6. Typical values are at V_{CC} = 3.3V, 25°C ambient and maximum loading.
7. Per TTL driven input; all other inputs at V_{CC} or GND.
8. This parameter is determined by device characterization but is not production tested.
9. C_{PD} determines the no-load dynamic power consumption per latch. It is obtained by the following relationship: P_D (total power per latch) = V_{CC}^2 f_i (C_{PD} + C_L) where f_i = input frequency, C_L = output load capacitance, V_{CC} = supply range.
10. See test circuit and waveforms.
11. Minimum limits are guaranteed but not tested on Propagation Delays.
12. This parameter is guaranteed but not production tested.
13. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
14. Measured with n-1 outputs switching from High-to-Low or Low-to-High. The remaining output is measured in the LOW state.