


SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCLS138A – DECEMBER 1982 – REVISED JANUARY 1996

- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators
- Package Options Include Plastic Small-Outline (DW), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

SN54HC273... J OR W PACKAGE
SN74HC273... DW, N, OR PW PACKAGE
(TOP VIEW)



SN54HC273... FK PACKAGE
(TOP VIEW)



description

These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

The SN54HC273 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC273 is characterized for operation from -40°C to 85 °C.

FUNCTION TABLE
(each flip-flop)

| INPUTS | | | OUTPUT |
|--------|-----|---|----------------|
| CLR | CLK | D | Q |
| L | X | X | L |
| H | ↑ | H | H |
| H | ↑ | L | L |
| H | L | X | Q ₀ |

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1996, Texas Instruments Incorporated




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-349

**SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR**


SCLS136A - DECEMBER 1982 - REVISED JANUARY 1996

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS136A - DECEMBER 1982 - REVISED JANUARY 1996

absolute maximum ratings over operating free-air temperature range†

| | |
|--|----------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) | ± 20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 25 mA |
| Continuous current through V_{CC} or GND | ± 50 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): | |
| DW package | 1.6 W |
| N package | 1.3 W |
| PW package | 0.7 W |
| Storage temperature range, T_{sta} | -65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions

| | | SN54HC273 | | | SN74HC273 | | | UNIT | |
|-----------------|---------------------------------------|-------------------------|------|-----------------|-----------|-----------------|-----|------|---|
| | | MIN | NOM | MAX | MIN | NOM | MAX | | |
| V _{CC} | Supply voltage | | 2 | 5 | 6 | 2 | 5 | 6 | V |
| V _{IH} | High-level input voltage | V _{CC} = 2 V | 1.5 | | 1.5 | | | V | |
| | | V _{CC} = 4.5 V | 3.15 | | 3.15 | | | | |
| | | V _{CC} = 6 V | 4.2 | | 4.2 | | | | |
| V _{IL} | Low-level input voltage | V _{CC} = 2 V | 0 | 0.5 | 0 | 0.5 | | V | |
| | | V _{CC} = 4.5 V | 0 | 1.35 | 0 | 1.35 | | | |
| | | V _{CC} = 6 V | 0 | 1.8 | 0 | 1.8 | | | |
| V _I | Input voltage | | 0 | V _{CC} | 0 | V _{CC} | | V | |
| V _O | Output voltage | | 0 | V _{CC} | 0 | V _{CC} | | V | |
| t _t | Input transition (rise and fall) time | V _{CC} = 2 V | 0 | 1000 | 0 | 1000 | | ns | |
| | | V _{CC} = 4.5 V | 0 | 500 | 0 | 500 | | | |
| | | V _{CC} = 6 V | 0 | 400 | 0 | 400 | | | |
| T _A | Operating free-air temperature | | -55 | 125 | -40 | 85 | | °C | |



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR**

SCLS136A - DECEMBER 1982 - REVISED JANUARY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | | SN54HC273 | | SN74HC273 | | UNIT |
|-----------------|---|---------------------------|-----------------------|-------|-------|-----------|-----|-----------|-----|------|
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| V _{OH} | V _I = V _{IH} or V _{IL} | I _{OH} = -20 µA | 2 V | 1.9 | 1.998 | 1.9 | | 1.9 | | V |
| | | | 4.5 V | 4.4 | 4.499 | 4.4 | | 4.4 | | |
| | | | 6 V | 5.9 | 5.999 | 5.9 | | 5.9 | | |
| | | I _{OH} = -4 mA | 4.5 V | 3.98 | 4.3 | 3.7 | | 3.84 | | |
| | | I _{OH} = -5.2 mA | 6 V | 5.48 | 5.8 | 5.2 | | 5.34 | | |
| V _{OL} | V _I = V _{IH} or V _{IL} | I _{OL} = 20 µA | 2 V | 0.002 | 0.1 | 0.1 | | 0.1 | | V |
| | | | 4.5 V | 0.001 | 0.1 | 0.1 | | 0.1 | | |
| | | | 6 V | 0.001 | 0.1 | 0.1 | | 0.1 | | |
| | | I _{OL} = 4 mA | 4.5 V | 0.17 | 0.26 | 0.4 | | 0.33 | | |
| | | I _{OL} = 5.2 mA | 6 V | 0.15 | 0.26 | 0.4 | | 0.33 | | |
| I _I | V _I = V _{CC} or 0 | | 6 V | - | ±0.1 | ±100 | | ±1000 | | nA |
| I _{CC} | V _I = V _{CC} or 0, I _O = 0 | | 6 V | - | 8 | 160 | | 80 | | µA |
| C _i | | | 2 V to 6 V | | 3 | 10 | | 10 | | pF |

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | V _{CC} | T _A = 25°C | | SN54HC273 | | SN74HC273 | | UNIT |
|--------------------|----------------------------|-----------------|-----------------------|-----|-----------|-----|-----------|-----|------|
| | | | MIN | MAX | MIN | MAX | MIN | MAX | |
| f _{clock} | Clock frequency | 2 V | 0 | 5 | 0 | 4 | 0 | 4 | MHz |
| | | 4.5 V | 0 | 27 | 0 | 18 | 0 | 21 | |
| | | 6 V | 0 | 32 | 0 | 21 | 0 | 25 | |
| t _w | Pulse duration | CLR low | 2 V | 80 | 120 | 100 | | | ns |
| | | | 4.5 V | 16 | 24 | 20 | | | |
| | | | 6 V | 14 | 20 | 17 | | | |
| | | CLK high or low | 2 V | 80 | 120 | 100 | | | |
| | | | 4.5 V | 16 | 24 | 20 | | | |
| | | | 6 V | 14 | 20 | 17 | | | |
| t _{su} | Setup time before CLK↑ | Data | 2 V | 100 | 150 | 125 | | | ns |
| | | | 4.5 V | 20 | 30 | 25 | | | |
| | | | 6 V | 17 | 25 | 21 | | | |
| | | CLR inactive | 2 V | 100 | 150 | 125 | | | |
| | | | 4.5 V | 20 | 30 | 25 | | | |
| | | | 6 V | 17 | 25 | 21 | | | |
| t _h | Hold time, data after CLK↑ | 2 V | 0 | 0 | 0 | 0 | | | ns |
| | | 4.5 V | 0 | 0 | 0 | 0 | | | |
| | | 6 V | 0 | 0 | 0 | 0 | | | |

**SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR**

SCLS136A - DECEMBER 1982 - REVISED JANUARY 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | SN54HC273 | | SN74HC273 | | UNIT |
|------------------|-----------------|----------------|-----------------|-----------------------|-----|-----|-----------|-----|-----------|-----|------|
| | | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| f _{max} | | | 2 V | 5 | 11 | | 4 | | 4 | | MHz |
| | | | 4.5 V | 27 | 50 | | 18 | | 21 | | |
| | | | 6 V | 32 | 60 | | 21 | | 25 | | |
| t _{PHL} | CLR | Any | 2 V | 55 | 160 | | 240 | | 200 | | ns |
| | | | 4.5 V | 15 | 32 | | 48 | | 40 | | |
| | | | 6 V | 12 | 27 | | 41 | | 34 | | |
| t _{pd} | CLK | Any | 2 V | 56 | 160 | | 240 | | 200 | | ns |
| | | | 4.5 V | 15 | 32 | | 48 | | 40 | | |
| | | | 6 V | 13 | 27 | | 41 | | 34 | | |
| t _t | | Any | 2 V | 38 | 75 | | 110 | | 95 | | ns |
| | | | 4.5 V | 8 | 15 | | 22 | | 19 | | |
| | | | 6 V | 6 | 13 | | 19 | | 16 | | |

operating characteristics, T_A = 25°C

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|---|-----------------|-----|------|
| C _{pd} Power dissipation capacitance per flip-flop | No load | 35 | pF |




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


**SN54HC273, SN74HC273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR**

SCLS138A - DECEMBER 1982 - REVISED JANUARY 1996


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS
PULSE DURATIONS



VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, $Z_O = 50 \Omega$, $t_r = 6$ ns, $t_f = 6$ ns.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time with one input transition per measurement.
 - E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms