

# CMOS DUAL-PORT RAM 32K (4K x 8-BIT)

IDT7134S IDT7134L

#### **FEATURES:**

- · High-speed access
  - Military: 45/55/70ns (max.)
  - -- Commercial: 35/45/55/70ns (max.)
- · Low-power operation
  - IDT7134S
    - Active: 500mW (typ.) Standby: 5mW (typ.)
  - IDT7134L
    - Active: 500mW (typ.) Standby: 1mW (typ.)
- · Fully asynchronous operation from either port
- · Battery backup operation—2V data retention
- TTL-compatible; single 5V (±10%) power supply
- Available in several popular hermetic and plastic packages
- · Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**


The IDT7134 is a high-speed 4K x 8 dual-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when both sides simultaneously access the same dual-port RAM location.

The IDT7134 provides two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from both ports. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these dual-ports typically operate on only 500mW of power at maximum access times as fast as 35ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 200μW from a 2V battery.


The IDT7134 is packaged on either a sidebraze or plastic 48-pin DIP, 48-pin or 52-pin LCC, and 52-pin PLCC. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**



CEMOS is a trademark of Integrated Device Technology, Inc.

#### PIN CONFIGURATIONS



DIP **TOP VIEW** 

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
TstG	Storage Temperature	-55 to +125	-65 to +150	ç
Рт	Power Dissipation	1.5	1.5	W
lout	DC Output Current	50	50	mA

#### NOTE:


2696 tbl 01 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability


#### CAPACITANCE (TA = $+25^{\circ}$ C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	11	pF
Соит	Output Capacitance	Vout = 0V	11	рF

#### NOTE:

This parameter is determined by device characterization but is not production tested.





LCC **TOP VIEW** 

2696 tol 02

### 7

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	oV	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

#### 2696 tbl 03

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	>
GND	Supply Voltage	0	0	0	٧
ViH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	٧

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2696 tbl 04

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = 5.0V ± 10%)

			IDT7134S II		IDT7	134L	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = 5.5V, ViN = 0V to Vcc	_	10	_	5	μА
Iro	Output Leakage Current	CE = VIH, VOUT = 0V to VCC	_	10		5	μА
Vol	Output Low Voltage	IOL = 6mA		0.4	_	0.4	٧
		IOL = 8mA		0.5		0.5	1
Vон	Output High Voltage	lOH ≈ -4mA	2.4	_	2.4	_	٧

#### 2696 tol 05

# DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

		Test			IDT71:	34x35 <sup>(4)</sup>	IDT71	34x45	IDT7134x55		IDT7134x70		
Symbol	Parameter	Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current	CE = VIL Outputs Open	MIL.	S L	=	_	100 100	240 200	100 100	230 180	100 100	230 180	mΑ
	(Both Ports Active)	f = fMAX <sup>(3)</sup>	COM'L.	S	100 100	220 180	100 100	200 160	100 100	200 160	100 100	200 160	
ISB1	Standby Current (Both Ports — TTL	CEL and CER≥ VIH f = fMAX <sup>(3)</sup>	MIL.	S L	=	_	25 25	70 50	25 25	70 50	25 25	70 50	mA
	Level Inputs)		COM'L.	S L	25 25	75 45	25 25	70 40	25 25	70 40	25 25	70 40	
ISB2	Standby Current (One Port — TTL	CEL or CER≥ ViH	MIL.	S		_	50 50	160 130	50 50	150 120	50 50	150 120	mΑ
	Level Inputs)	Active Port Outputs Open, f = fMAX <sup>(3)</sup>	COM'L.	S	50 50	140 110	50 50	130 100	50 50	130 100	50 50	130 100	
ISB3	Full Standby Current (Both Ports — All	Both Ports CEL & CER ≥ Vcc - 0.2V	MIL.	S L	_	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	mΑ
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(3)}$	COM'L.	S L	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	1.0 0.2	15 4.0	
IS84	Full Standby Current (One Port — All CMOS Level Inputs)	One Port CEL or CER ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or	MIL.	s	_		50 45	130	50	120 90	50 45	120 90	mA
	CIVICO LEVEL INDUIS)	VIN ≤ 0.2V  Active Port Outputs	COM'L.	S	45	120	45	110	45	110	45	110	
		Open, f = fMax <sup>(3)</sup>		L	45	100	45	90	45	90	45	90	1

#### NOTES:

- 1. "x" in part number indicates power rating (S or L).
- 2. Vcc = 5V, TA = +25°C.
- 3. fMAX = 1/tRC = All inputs cycling at f = 1/tRC (except Output Enable). f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby ISB3.
- 4.  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$  temperature range.

2696 tol 06

2696 thi 07

### DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
VDR	Vcc for Data Retention	Vcc = 2V	Vcc = 2V			_	V
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	100	4000	μА
		Vin ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tCDR <sup>(3)</sup>	Chip Deselect to Data Retention Time			0	_		ns
tn <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>		_	ns

#### NOTES:

- 1. VCC = 2V. TA = +25°C
- 2. tRc = Read Cycle Time
- This parameter is guaranteed but not tested.

### LOW Vcc DATA RETENTION WAVEFORM



#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V			
Input Rise/Fall Times	5ns			
Input Timing Reference Levels	1.5V			
Output Reference Levels	1.5V			
Output Load	See Figures 1 & 2			

2696 tol 08




Figure 1. Output Load




Figure 2. Output Load (for tLz, tHz, twz, tow)

\*Including scope and jig

2696 to 10


### AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

_		IDT7134S35 <sup>(3)</sup> IDT7134S IDT7134L35 <sup>(3)</sup> IDT7134L				34S55 34L55	IDT7134S70 IDT7134L70			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
tRC	Read Cycle Time	35	<u> </u>	45	<u> </u>	55	_	70	-	ns
taa	Address Access Time	_	35	_	45	_	55	_	70	ns
TACE	Chip Enable Access Time		35	_	45		55	_	70	ns
tAOE	Output Enable Access Time	_	20	_	25	<u> </u>	30	_	40	ns
tон	Output Hold from Address Change	5	_	5	_	5		5	_	ns
tLZ	Output Low Z Time <sup>(1, 2)</sup>	5	_	5	_	5		5	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>	- 20		_	20		25		30	ns
tPU	Chip Enable to Power Up Time <sup>(2)</sup>	0	<u> </u>	0	_	0	_	0	<u> </u>	ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50	_	50	<b>—</b>	50		50	ns


#### NOTES:

- Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- 2. This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE(1, 2, 4)



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1, 3)</sup>



#### NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = Vil.$ 3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.

  4.  $\overline{OE} = Vil.$

# AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE

			34S35 <sup>(5)</sup> 34L35 <sup>(5)</sup>		34S45 34L45		34S55 34L55		134S70 134L70	
Symbol	Parameter	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE C'	YCLE									
twc	Write Cycle Time	35	_	45		55		70	_	ns
tew	Chip Enable to End of Write	30	_	40	_	50	-	60	_	ns
taw	Address Valid to End of Write	30	_	40		50		60	_	ns
tas	Address Set-up Time	0		0		0	_	0		ns
twp	Write Pulse Width	30		40	_	50		60		ns
twn	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tDW	Data Valid to End of Write	20	_	20	_	25	_	30	_	ns
tHZ	Output High Z Time <sup>(1, 2)</sup>		20		20	_	25	_	30	ns
tDH	Data Hold Time <sup>(3)</sup>	3	_	3	_	3	_	3		ns
twz	Write Enabled to Output in High Z <sup>(1, 2)</sup>	_	20		20	_	25		30	ns
tow	Output Active from End of Write <sup>(1, 2, 3)</sup>	3		3	-	3	-	3		ns
twoo	Write Pulse to Data Delay <sup>(4)</sup>	T -	80		80	_	80		90	ns
tDDD	Write Data Valid to Read Data Delay(4)	1 _	55		55	<b>—</b>	55		70	ns

#### NOTES:

Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2)


2. This parameter is guaranteed but not tested.

- 3. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual toH will always be smaller than the actual toW.
- 4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".

5. 0°C to +70°C temperature range only.

6. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).

### TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1)




NOTES:

1. Write cycle parameters should be adhered to in order to ensure proper writing


2696 drw 09

2696 tol 10

# TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1, 2, 3, 4, 6, 7)



# TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING $^{(1,\,2,\,3,\,5)}$



#### NOTES:

- R/W must be high during all address transitions.
- A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
  twn is measured from the earlier of CE or R/W going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

  7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an RVW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

#### **FUNCTIONAL DESCRIPTION:**

The IDT7134 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in the table below.

#### TABLE I - READ/WRITE CONTROL

INDL		****	<del></del>	
L	eft or F	Right P	ort <sup>(1)</sup>	
R/W	CE	ŌĒ	Do-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode, ISB2 or ISB4
Х	Н	×	Z	CER = CEL = H, Power Down Mode, ISB1 or ISB3
L	L	×	DATAIN	Data on port written into memory
Н	L	L	DATAOUT	Data in memory output on port
x	Х	н	Z	High impedance outputs


#### NOTES:

2696 tol 11

1. AoL - A11L ≠ A0R - A11R

H = HIGH, L = LOW, X = Don't Care, Z = High Impedance

#### ORDERING INFORMATION



2696 drw 12