

**DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET**

D2957, FEBRUARY 1987 – REVISED APRIL 1993

- Inputs Are TTL-Voltage Compatible
 - Flow-Through Architecture Optimizes PCB Layout
 - Center-Pin V_{CC} and GND Configurations Minimize High-Speed Switching Noise
 - *EPIC™* (Enhanced-Performance Implanted CMOS) 1-μm Process
 - 500-mA Typical Latch-Up Immunity at 125°C
 - Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

These devices contain two independent J-K positive-edge-triggered flip-flops. A low level at the preset ($1\overline{PRE}$ or $2\overline{PRE}$) or clear ($1\overline{CLR}$ or $2\overline{CLR}$) input sets or resets the outputs regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding K and tying J high. They also can perform as D-type flip-flops if J and K are tied together.

The 54ACT11109 is characterized for operation over the full military temperature range of -55°C to 125°C . The 74ACT11109 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS					OUTPUTS	
PRE	CLR	CLK	J	K	Q	\bar{Q}
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	↑	L	L	L	H
H	H	↑	H	L	Toggle	
H	H	↑	L	H	Q ₀	\bar{Q}_0
H	H	↑	H	H	H	L
H	H	L	X	X	Q ₀	\bar{Q}_0

[†]This configuration is nonstable; that is, it will not persist when either PRE or CLR returns to the inactive (high) level.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1993, Texas Instruments Incorporated

54ACT11109, 74ACT11109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

D2957, FEBRUARY 1987 - REVISED APRIL 1993

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, J, and N packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Storage temperature range	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		54ACT11109		74ACT11109		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	4.5	5.5	4.5	5.5	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current		-24		-24	mA
I_{OL}	Low-level output current		24		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

54ACT11109, 74ACT11109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET
D2957, FEBRUARY 1987 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11109		74ACT11109		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 µA	4.5 V	4.4			4.4		4.4		V
		5.5 V	5.4			5.4		5.4		
	I _{OH} = -24 mA	4.5 V	3.94			3.7		3.8		
		5.5 V	4.94			4.7		4.8		
V _{OL}	I _{OL} = -50 mA†	5.5 V				3.85				V
		5.5 V						3.85		
	I _{OL} = 50 µA	4.5 V		0.1		0.1		0.1		V
		5.5 V		0.1		0.1		0.1		
I _{OL}	I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		V
		5.5 V		0.36		0.5		0.44		
	I _{OL} = 50 mA†	5.5 V				1.65				
		5.5 V						1.65		
I _I	V _I = V _{CC} or GND	5.5 V		±0.1		±1		±1		µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		4		80		40		µA
ΔI _{CC} ‡	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V		0.9		1		1		mA
C _i	V _I = V _{CC} or GND	5 V		3.5						pF

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11109		74ACT11109		UNIT
			MIN	MAX		MIN	MAX	MIN	MAX	
t _{clock}	Clock frequency		0	100		0	100	0	100	MHz
t _w	Pulse duration	PRE or CLR low	5.5			5.5		5.5		ns
		CLK high or low	5			5		5		
t _{su}	Setup time before CLK↑	Data high or low	5.5			5.5		5.5		ns
		PRE or CLR inactive	2			2		2		
t _h	Hold time, data after CLK↑		0			0		0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54ACT11109		74ACT11109		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	125		100		100		MHz
t _{PLH}	PRE or CLR	Q or \bar{Q}	1.5	5.5	8.6	1.5	9.8	1.5	9.2	ns
			1.5	6	10.8	1.5	12.6	1.5	11.8	
t _{PHL}	CLK	Q or \bar{Q}	1.5	6	8.3	1.5	9.7	1.5	9.1	ns
			1.5	5.5	7.6	1.5	9	1.5	8.3	


54ACT11109, 74ACT11109
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH CLEAR AND PRESET

D2957, FEBRUARY 1987 - REVISED APRIL 1993


operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}$, $f = 1 \text{ MHz}$	31	pF


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

NOTES: A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms