

### NDS336P


# P-Channel Logic Level Enhancement Mode Field Effect Transistor

### **General Description**


These P-Channel logic level enhancement mode power field effect transistors are produced using Nationals proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage applications such as notebook computer power management, portable electronics, and other battery powered circuits where fast high-side switching, and low in-line power loss are needed in a very small outline surface mount package.

#### **Features**

- -1.2 A, -20V.  $R_{DS(ON)} = 0.27\Omega$  @  $V_{GS}$ =-2.7V  $R_{DS(ON)} = 0.20\Omega$  @  $V_{GS}$ =-4.5V.
- Industry standard outline SOT-23 surface mount package using poprietary SuperSOT<sup>TM</sup>-3 design for superior thermal and electrical capabilities.
- High density cell design for extremely low R<sub>DSIONI</sub>.
- Exceptional on-resistance and maximum DC current capability.



SuperSOT<sup>™</sup>-3 (SOT-23)



Absolute Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter Drain-Source Voltage		NDS336P	Units
V <sub>DSS</sub>			-20	V
/ <sub>GSS</sub>	Gate-Source Voltage - Continuous		-8	V
l <sub>o</sub>	Maximum Drain Current - Continuou	JS (Note 1a)	-1.2	А
	- Pulsed		-10	
$P_{D}$	Maximum Power Dissipation	(Note 1a)	0.5	W
		(Note 1b)	0.46	
$T_J$ , $T_{STG}$	Operating and Storage Temperature Range		-55 to 150	°C
			300	
HERMA	L CHARACTERISTICS	•		•
$R_{\theta J A}$	Thermal Resistance, Junction-to-Ambie	ent (Note 1a)	250	•cw
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	75	°CW

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$		-20			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -16 \text{ V}, \ V_{GS} = 0 \text{ V}$	-			-1	μА
	}		T」=55℃			-10	μA
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{DS} = 0 \text{ V}$				100	nΑ
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nΑ
ON CHAR	ACTERISTICS (Note 2)						•
V <sub>GSnth</sub>	Gate Threshold Voltage	$V_{DS} = V_{CS}$ , $I_D = -250 \mu A$		-0.5	-0.78	-1	V
			T <sub>J</sub> =125°C	-0.3	-0.58	-0.8	]
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -2.7 \text{ V}, I_D = -1.2 \text{ A}$			C.22	0.27	Ω
			T, =125°C		0.34	0.49	
		$V_{GS} = -4.5 \text{ V}, I_{D} = -1.3 \text{ A}$			0.16	0.2	
l <sub>DiON)</sub>	On-State Drain Current	$V_{GS} = -2.7 \text{ V}, \ V_{DS} = -5 \text{ V}$		-2			Α
$g_{FS}$	Forward Transconductance	$V_{DS} = -5 \text{ V}, I_{D} = -1.2 \text{ A}$			.3		S
DYNAMIC	CHARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$			360		pF
C <sub>oss</sub>	Output Capacitance				170		рF
C <sub>rss</sub>	Reverse Transfer Capacitance				60		ρF
SWITCHIN	IG CHARACTERISTICS (Note 2)						
t <sub>Dion)</sub>	Turn - On Delay Time	$V_{DO} = -5 \text{ V}, I_{D} = -1 \text{ A},$			8	15	ns
ţ,	Turn - On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$			29	50	ns
t <sub>Dioffi</sub>	Turn - Off Delay Time				33	60	ns
t,	Turn - Off Fall Time				23	45	ns
Q <sub>g</sub>	Total Gate Charge	$V_{DS} = -10 \text{ V}, I_D = -1.2 \text{ A},$			5.7	8.5	nC
$\Omega_{gs}$	Gate-Source Charge	$V_{GS} = -4.5 \text{ V}$			0.7		nC
Q <sub>ad</sub>	Gate-Drain Charge				1.8		nC

Electrical Characteristics (T <sub>A</sub> = 25°C unless otherwise noted)							
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DRAIN-SC	URCE DIODE CHARACTERIST	ICS AND MAXIMUM RATINGS		•			
l <sub>s</sub>	Maximum Continuous Source Current				-0.42	Α	
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode Forward Current				-10	Ā	
V <sub>so</sub>	Drain-Source Diode Forw	ard Voltage   V <sub>GS</sub> = 0 V, I <sub>S</sub> = -0.42 (Note 2)		-0.65	-1.2	٧	

#### Notes:


1. R<sub>LA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder impuriting surface of the drain pins. R<sub>loc</sub> is guaranteed by design while R<sub>loc</sub> is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{BLA}(t)} = \frac{T_J - T_A}{R_{BLC} + R_{BCA}(t)} = I_D^2(t) \times R_{DS(DN)@T_J}$$

Typical R<sub>eux</sub> using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

a. 250°C/W when mounted on a 0.02 in pad of 2oz copper.

b. 270°C/W when mounted on a 0.001 in² pad of 2oz copper.



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.

### **Typical Electrical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

# Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage

Variation with Source Current
and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

## Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area




Figure 15. SuperSOT™-3 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 16. Maximum Steady-State Drain Current versus Copper Mounting Pad Area




Figure 17. Transient Thermal Response Curve

Note: Characterization performed using the conditions described in note 1b. Transient thermal response will change depending on the circuit board design.