

CMOS STATIC RAM 64K (16K x 4-BIT)

IDT6198S

FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- Output Enable (OE) pin available for added system flexibility
- · High-speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
- Commercial: 15/20/25/35ns (max.)
- · Low-power consumption
 - IDT6198S
 - Active: 350mW (typ.) Standby 100µW (typ.)
 - IDT6198L
 - Active: 300mW (typ.) Standby: 30µW (typ.)
- JEDEC compatible pinout
- Battery back-up operation—2V data retention (L version only)
- 24-pin CERDIP, 24-pin plastic DIP, high-density 28-pin leadless chip carrier and 24-pin SOIC (gull-wing and Jbend)

- Produced with advanced CEMOS™ technology
- · Bidirectional data inputs and outputs
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT6198 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.

The IDT6198 features two memory control functions: chip select (CS) and output enable (OE). These two functions greatly enhance the IDT6198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT6198 offers a reduced power standby mode, ISB1, which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

DESCRIPTION (Continued)


cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 30uW when operating from a 2 volt battery.


All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.

The IDT6198 is packaged in either a 24-pin 300 mil CERDIP or plastic DIP, 28-pin leadless chip carrier or 24-pin gull-wing or J-bend small outline IC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS





PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
<u>cs</u>	Chip Select
WE	Write Enable
ŌĒ	Output Enable
I/Oo-I/O3	Data Input/Output
Vcc	Power
GND	Ground

2987 tbl 01

TRUTH TABLE(1)

Mode	<u>cs</u>	WE	ŌĒ	VO	Power
Standby	н	Х	X	High Z	Standby
Read	L	Н	L	Dout	Active
Write	L	L	X	DIN	Active
Read	L	Н	Н	High Z	Active

NOTE:

1. H = VIH, L = VIL, X = Don't Care

2987 tbl 02

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
TA	Operating Temperature	0 to +70	-55 to +125	ပ္
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	ပ္
Tstg	Storage Temperature	-55 to +125	-65 to +150	ç
PT	Power Dissipation	1.0	1.0	W
ЮИТ	DC Output Current	50	50	mA

NOTE:

2987 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	7	pF
Cout	Output Capacitance	Vout = 0V	7	pF

NOTE:

2987 tbl 04

 This parameter is determined by device characterization, but is not production tested.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	٧

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	٥٧	5V ± 10%
Commercial	0°C to +70°C	٥V	5V ± 10%

2987 tbi 06

NOTE:

DC ELECTRICAL CHARACTERISTICS

 $Vcc = 5.0V \pm 10\%$

				IDT6198S		IDT6	198L	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	MIL. COM'L.	_	10 5		5 2	μА
(ILO)	Output Leakage Current	Vcc = Max., \overline{CS} = ViH, MIL. Vout = GND to Vcc COM'L.			10 5	-	5 2	μА
VOL	Output Low Voltage	IOL = 10mA, Vcc = Min.			0.5	_	0.5	V
		IOL = 8mA, Vcc = Min.		_	0.4	_	0.4	1
Vон	Output High Voltage	IOL = -4mA, Vcc = Min.		2.4	_	2.4	-	٧

2987 tbl 05

2967 tbl 07

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

	Parameter			BS15 BL15		BS20 BL20		8S25 BL25		3S35 BL35		3S45 3L45		5/70/85 5/70/85		
Symbol		Parameter	Parameter	Power	Com'l.	Mil.	Com'i.	Mil.	Com'l.	MII.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mit.
ICC1	Operating Power Supply Current	S	110	_	100	110	100	110	100	110	_	110	_	110	mA	
	CS = VIL, Outputs Open Vcc = Max., f = 0 ⁽²⁾	L	75	-	70	80	70	80	85	95	-	95	-	95		
ICC2	Dynamic Operating Current	s	135	_	130	160	135	155	125	140	_	140	-	140	mA	
	CS = VIL, Outputs Open Vcc = Max., f = fMAX ⁽²⁾	L	125	-	115	130	105	120	105	115	_	110	1	110		
ISB	Standby Power Supply Current (TTL Level)	s	60		55	70	55	60	45	500	ı	50	1	50	mA	
	Current (TTL Level) CS ≥ ViH, Vcc = Max., Outputs Open, f = fмax ⁽²⁾	L	45		40	50	35	40	35	40		35	1	35		
ISB1	Full Standby Power Supply Current (CMOS	S	20	-	15	25	15	20	15	20	_	20	-	20	mA	
	Supply Current (CMOS Level) CS ≥ VHc, VCc=Max., Vin ≥ VHc or Vin ≤ VLc, f = 0 ⁽²⁾	L	1.5	_	0.5	1.5	0.5	1.5	0.5	1.5	-	1.5	1	1.5		

NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX address and data inputs are cycling at the maximum frequency of read cycles of 1/tnc. f = 0 means no input lines change.

2987 tbl 06

^{1.} VIL (min.) = -3.0V for pulse width less than 20ns.

5

2967 tbl 09

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLc = 0.2V, VHC = VCC - 0.2V

						p. ⁽¹⁾ :c @	M Vo		
Symbol	Parameter	Test Cond	dition	Min.	2.0v	3.0V	2.0V	3.0V	Unit
VDR	Vcc for Data Retention	_	_			_	_	_	٧
ICCDR	Data Retention Current		MIL. COM'L.	_	10 10	15 15	600 150	900 225	μА
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	CS≥VHC VIN≥VHCo	r≤ VLC	0	_	_			ns
tR ⁽³⁾	Operation Recovery Time	1		tRC ⁽²⁾	_	_	_	_	ns
lLt ⁽³⁾	Input Leakage Current	1		_		-	2	2	μА

NOTES:

- 1. TA = +25°C.
- 2. tRc = Read Cycle Time.
- 3. This parameter is guaranteed, but not tested.

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2987 tbl 10




Figure 1. Output Load




Figure 2. Output Load (for tolz, tolz, tohz, twhz, tohz and tow)

*Includes scope and jig capacitances


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

	-	6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾			8\$20 8L20		BS25 BL25		8\$35 8L35				70/85 ⁽²⁾ 70/85 ⁽²⁾	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Read Cy	ycle													
tRC	Read Cycle Time	15	-	20	_	25	-	35	_	45/55	_	70/85	L-	ns
taa	Address Access Time	_	15	-	19		25		35	-	45/55	_	70/85	ns
tacs	Chip Select Access Time	_	15	_	20	_	25	_	35	-	45/55	_	70/85	ns
tcLZ	Chip Select to Output in Low Z ⁽³⁾	5	_	5	_	5	-	5	_	5	-	5	-	ns
tOE	Output Enable to Output Valid	 	8	_	9	_	11	_	18	-	25/35	_	45/55	ns
tolz	Output Enable to Output in Low Z ⁽³⁾	5	_	5	_	5	_	5	_	5	_	5	_	ns
tCH2	Chip Select to Output in High Z ⁽³⁾	2	7	2	8	2	10	2	14	 	15/20	 	25/30	ns
tohz	Output Disable to Output in High Z ⁽³⁾	2	7	2	8	2	9	2	15	T-	15/20	_	25/30	ns
ton	Output Hold from Address Change	5	_	5	_	2	_	5	_	5		5		ns
t PU	Chip Select to Power Up Time ⁽³⁾	0		0	_	0	-	0	-	0	_	0	_	ns
1PD	Chip Deselect to Power Down Time ⁽³⁾	 	15	_	20		25		35	_	45/55	_	70/85	ns

NOTES:

- 1. 0° to +70°C temperature range only.
- 2. -55°C to +125°C temperature range only.
- 3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




NOTES:


- 1. WE is high for Read cycle.
- 2. Device is continuously selected, CS = VIL
- Address valid prior to or coincident with CS transition low.
 OE = Vil.
- 5. Transition is measured ±200mV from steady state voltage.

2987 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. $2^{(1, 2, 4)}$



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

- 1. WE is high for Read cycle.
- 2. Device is continuously selected, CS = VIL
- 2. Series is continuously selected, CS = VIL.
 3. Address valid prior to or coincident with CS transition low.
 4. OE = VIL.
- 5. Transition is measured ±200mV from steady state voltage.


AC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 10%, All Temperature Ranges)

			6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾		6198S20 6198L20		6198S25 6198L25		8\$35 8L35			⁽¹⁾ 6198S70/85 ⁽²⁾ 6198L70/85 ⁽²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Mln.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write C	ycle													
twc	Write Cycle Time	14	_	17	_	20	_	30	_	40/50	_	60/75		ns
tcw	Chip Select to End of Write	14	_	17	_	20	_	25	_	35/50	_	60/75	_	ns
taw	Address Valid to End of Write	14	_	17	_	20	_	25	_	35/50		60/75	_	ns
tas	Address Set-up Time	0	_	0		0	-	0	_	0	-	0		ns
twp	Write Pulse Width	14	_	17	_	20	_	25	_	35/50		60/75	_	ns
twr	Write Recovery Time	0	_	0	_	0		0	_	0	-	0	_	ns
twHZ	Write Enable to Output in High Z ⁽³⁾	T	5	_	6	_	7	_	10	-	15/25	_	30/40	ns
tow	Data Valid to End of Write	10	_	10	_	13	=	15	_	20/25	_	30/35	_	ns
tDH	Data Hold Time	0	_	0	_	0		0	-	0	_	0	_	ns
tow	Output Active from End of Write ⁽³⁾	5	-	5	_	5	_	5		5	_	5		ns

NOTES:

- 0° to +70°C temperature range only.
- -55°C to +125°C temperature range only.
- 3. This parameter guaranteed but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$




NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (tcw twp) of a low CS and a low WE.
 twn is measured from the earlier of CS or WE going high to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals must not be applied.
 If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.
- 7. If OE is low during a WE controlled write cycle, the write pulse width must be the larger of two or (twnz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 8. OE = VIH.

2987 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5, 8)



NOTES:

- 1. WE or CS must be high during all address transitions.
- 2. A write occurs during the overlap (tow twp) of a low CS and a low WE.

 3. twn is measured from the earlier of CS or WE going high to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals must not be applied.
 If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- 6. Transition is measured ±200mV from steady state.
- This is low during a WE controlled write cycle, the write pulse width must be the larger of twp or (tw/12 + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high an WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 8. OE = VIH.

ORDERING INFORMATION

