



Integrated Device Technology, Inc.

CMOS STATIC RAM 64K (16K x 4-BIT)

IDT6198S
IDT6198L

FEATURES:

- Optimized for fast RISC processors including the IDT79R3000
- Output Enable (\overline{OE}) pin available for added system flexibility
- High-speed (equal access and cycle times)
 - Military: 20/25/35/45/55/70/85ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low-power consumption
 - IDT6198S
 - Active: 350mW (typ.)
 - Standby 100 μ W (typ.)
 - IDT6198L
 - Active: 300mW (typ.)
 - Standby: 30 μ W (typ.)
- JEDEC compatible pinout
- Battery back-up operation—2V data retention (L version only)
- 24-pin Cerdip, 24-pin plastic DIP, high-density 28-pin leadless chip carrier and 24-pin SOIC (gull-wing and J-bend)

- Produced with advanced CEMOS™ technology
- Bidirectional data inputs and outputs
- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT6198 is a 65,536-bit high-speed static RAM organized as 16K x 4. It is fabricated using IDT's high-performance, high-reliability technology—CEMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for memory intensive applications. Timing parameters have been specified to meet the speed demands of the IDT79R3000 RISC processors.

The IDT6198 features two memory control functions: chip select (\overline{CS}) and output enable (\overline{OE}). These two functions greatly enhance the IDT6198's overall flexibility in high-speed memory applications.

Access times as fast as 15ns are available, with typical power consumption of only 300mW. The IDT6198 offers a reduced power standby mode, ISB_1 , which enables the designer to considerably reduce device power requirements. This capability significantly decreases system power and

FUNCTIONAL BLOCK DIAGRAM



2987 dhw 01

CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1990

DESCRIPTION (Continued)


cooling levels, while greatly enhancing system reliability. The low-power version (L) also offers a battery backup data retention capability where the circuit typically consumes only 30µW when operating from a 2 volt battery.

All inputs and outputs are TTL-compatible and operate from a single 5 volt supply.


The IDT6198 is packaged in either a 24-pin 300 mil CERDIP or plastic DIP, 28-pin leadless chip carrier or 24-pin gull-wing or J-bend small outline IC.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



DIP/SOIC
TOP VIEW



LCC
TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0-A13	Address Inputs
CS	Chip Select
WE	Write Enable
OE	Output Enable
I/O0-I/O3	Data Input/Output
Vcc	Power
GND	Ground

2987 t01 01

TRUTH TABLE⁽¹⁾

Mode	CS	WE	OE	I/O	Power
Standby	H	X	X	High Z	Standby
Read	L	H	L	DOUT	Active
Write	L	L	X	DIN	Active
Read	L	H	H	High Z	Active

NOTE:

1. H = V_{ih}, L = V_{il}, X = Don't Care

2987 t01 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	MIL.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
PT	Power Dissipation	1.0	1.0	W
IOUT	DC Output Current	50	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2987 t01 03

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	V _{IN} = 0V	7	pF
COU	Output Capacitance	V _{OUT} = 0V	7	pF

NOTE:

1. This parameter is determined by device characterization, but is not production tested.

2987 t01 04

5

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	V _{CC}
Military	-55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2987 tbl 06

NOTE:

2987 tbl 05

- V_{IL} (min.) = -3.0V for pulse width less than 20ns.

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT6198S		IDT6198L		Unit	
			Min.	Max.	Min.	Max.		
I _{LI}	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	MIL.	—	10	—	5	μA
			COM'L.	—	5	—	2	
I _{LO}	Output Leakage Current	V _{CC} = Max., \overline{CS} = V _{IH} , V _{OUT} = GND to V _{CC}	MIL.	—	10	—	5	μA
			COM'L.	—	5	—	2	
V _{OL}	Output Low Voltage	IoL = 10mA, V _{CC} = Min.	—	0.5	—	0.5	V	
		IoL = 8mA, V _{CC} = Min.	—	0.4	—	0.4		
V _{OH}	Output High Voltage	IoL = -4mA, V _{CC} = Min.	2.4	—	2.4	—	V	

2987 tbl 07

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

(V_{CC} = 5V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	6198S15 6198L15		6198S20 6198L20		6198S25 6198L25		6198S35 6198L35		6198S45 6198L45		6198S55/70/85 6198L55/70/85		Unit
			Com'l.	MIL.	Com'l.	MIL.	Com'l.	MIL.	Com'l.	MIL.	Com'l.	MIL.	Com'l.	MIL.	
I _{CC1}	Operating Power Supply Current \overline{CS} = V _{IL} , Outputs Open V _{CC} = Max., f = 0 ⁽²⁾	S	110	—	100	110	100	110	100	110	—	110	—	110	mA
		L	75	—	70	80	70	80	85	95	—	95	—	95	
I _{CC2}	Dynamic Operating Current \overline{CS} = V _{IL} , Outputs Open V _{CC} = Max., f = f _{MAX} ⁽²⁾	S	135	—	130	160	135	155	125	140	—	140	—	140	mA
		L	125	—	115	130	105	120	105	115	—	110	—	110	
I _{SB}	Standby Power Supply Current (TTL Level) \overline{CS} ≥ V _{IH} , V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽²⁾	S	60	—	55	70	55	60	45	500	—	50	—	50	mA
		L	45	—	40	50	35	40	35	40	—	35	—	35	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) \overline{CS} ≥ V _{HC} , V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽²⁾	S	20	—	15	25	15	20	15	20	—	20	—	20	mA
		L	1.5	—	0.5	1.5	0.5	1.5	0.5	1.5	—	1.5	—	1.5	

NOTES:

2987 tbl 08

- All values are maximum guaranteed values.
- At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of 1/trc. f = 0 means no input lines change.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES

(L Version Only) $V_{LC} = 0.2V$, $V_{HC} = V_{CC} - 0.2V$


Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾ V _{CC} @		Max. V _{CC} @		Unit
				2.0V	3.0V	2.0V	3.0V	
VDR	V _{CC} for Data Retention	—	2.0	—	—	—	—	V
I _{CCDR}	Data Retention Current	MIL. COM'L.	—	10	15	600	900	μA
t _{CDR} ⁽³⁾	Chip Deselect to Data Retention Time	$\overline{CS} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	0	—	—	—	—	ns
t _R ⁽³⁾	Operation Recovery Time		t _{RC} ⁽²⁾	—	—	—	—	ns
I _L ⁽³⁾	Input Leakage Current		—	—	—	2	2	μA

NOTES:

1. T_A = +25°C.
2. t_{RC} = Read Cycle Time.
3. This parameter is guaranteed, but not tested.

2987 tbl 09

LOW V_{CC} DATA RETENTION WAVEFORM




2987 drw 04

5

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2987 tbl 10



2987 drw 05

Figure 1. Output Load



2987 drw 06

Figure 2. Output Load
(for tOLZ, tCLZ, tOHZ, tWHZ, tCHZ and tOW)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾		6198S20 6198L20		6198S25 6198L25		6198S35 6198L35		6198S45/55 ⁽²⁾ 6198L45/55 ⁽²⁾		6198S70/85 ⁽²⁾ 6198L70/85 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle														
t _{RC}	Read Cycle Time	15	—	20	—	25	—	35	—	45/55	—	70/85	—	ns
t _{AA}	Address Access Time	—	15	—	19	—	25	—	35	—	45/55	—	70/85	ns
t _{ACS}	Chip Select Access Time	—	15	—	20	—	25	—	35	—	45/55	—	70/85	ns
t _{CLZ}	Chip Select to Output in Low Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{OE}	Output Enable to Output Valid	—	8	—	9	—	11	—	18	—	25/35	—	45/55	ns
t _{OLZ}	Output Enable to Output in Low Z ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns
t _{CHZ}	Chip Select to Output in High Z ⁽³⁾	2	7	2	8	2	10	2	14	—	15/20	—	25/30	ns
t _{OHZ}	Output Disable to Output in High Z ⁽³⁾	2	7	2	8	2	9	2	15	—	15/20	—	25/30	ns
t _{OH}	Output Hold from Address Change	5	—	5	—	2	—	5	—	5	—	5	—	ns
t _{PU}	Chip Select to Power Up Time ⁽³⁾	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{PD}	Chip Deselect to Power Down Time ⁽³⁾	—	15	—	20	—	25	—	35	—	45/55	—	70/85	ns

NOTES:

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter guaranteed but not tested.

2987 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




2987 drw 07


NOTES:

- WE is high for Read cycle.
- Device is continuously selected, CS = V_{IL}.
- Address valid prior to or coincident with CS transition low.
- OE = V_{IL}.
- Transition is measured ±200mV from steady state voltage.

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 3^(1, 3, 4)



NOTES:

1. \overline{WE} is high for Read cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state voltage.

5

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)


Symbol	Parameter	6198S15 ⁽¹⁾ 6198L15 ⁽¹⁾		6198S20 6198L20		6198S25 6198L25		6198S35 6198L35		6198S45/55 ⁽²⁾ 6198L45/55 ⁽²⁾		6198S70/85 ⁽²⁾ 6198L70/85 ⁽²⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		Write Cycle												
t _{WC}	Write Cycle Time	14	—	17	—	20	—	30	—	40/50	—	60/75	—	ns
t _{CS}	Chip Select to End of Write	14	—	17	—	20	—	25	—	35/50	—	60/75	—	ns
t _{AV}	Address Valid to End of Write	14	—	17	—	20	—	25	—	35/50	—	60/75	—	ns
t _{AS}	Address Set-up Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{WP}	Write Pulse Width	14	—	17	—	20	—	25	—	35/50	—	60/75	—	ns
t _{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{WHZ}	Write Enable to Output in High Z ⁽³⁾	—	5	—	6	—	7	—	10	—	15/25	—	30/40	ns
t _{DV}	Data Valid to End of Write	10	—	10	—	13	—	15	—	20/25	—	30/35	—	ns
t _{DH}	Data Hold Time	0	—	0	—	0	—	0	—	0	—	0	—	ns
t _{OW}	Output Active from End of Write ⁽³⁾	5	—	5	—	5	—	5	—	5	—	5	—	ns

NOTES:

- 0° to +70°C temperature range only.
- 55°C to +125°C temperature range only.
- This parameter guaranteed but not tested.

2987 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING)^(1, 2, 3, 7)




2987 drw 10

NOTES:

- WE or CS must be high during all address transitions.
- A write occurs during the overlap (t_{CS} t_{WP}) of a low CS and a low WE.
- t_{WR} is measured from the earlier of CS or WE going high to the end of the write cycle.
- During this period, I/O pins are in the output state so that the input signals must not be applied.
- If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
- Transition is measured ±200mV from steady state.
- If OE is low during a WE controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WHZ} + t_{DV}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DV}. If OE is high in a WE controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
- OE = V_{IH}.

TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING)^(1, 2, 3, 5, 8)



2987 drw 11

NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap ($t_{cw} t_{wp}$) of a low \overline{CS} and a low \overline{WE} .
3. t_{wr} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, I/O pins are in the output state so that the input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200mV$ from steady state.
7. If \overline{OE} is low during a \overline{WE} controlled write cycle, the write pulse width must be the larger of t_{wp} or $(t_{whz} + t_{dw})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{dw} . If \overline{OE} is high an \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{wp} .
8. $\overline{OE} = V_{IH}$.

ORDERING INFORMATION

IDT	XXXX	X	XX	XX	X	
Device Type	Power	Speed	Package	Process/ Temperature Range		
					Blank	Commercial (0°C to +70°C)
					B	Military (-55°C to +125°C) Compliant to MIL-STD-883, Class B
					C	Sidebraze DIP (300 mil)
					D	CERDIP (300 mil)
					P	Plastic DIP (300 mil)
					L	Leadless Chip Carrier
					SO	Small Outline IC (Gull Wing)
					Y	Small Outline IC (J-Bend)
					15	Commercial Only } Speed in Nanoseconds
					20	
					25	
					35	
					45	
					55	
					70	
					85	Military Only
					S	Standard Power
					L	Low Power
					6198	16K x 4-Bit Static RAM

2987 drw 12

5