128K x 32 Bit Flow-Through BurstRAM Synchronous Fast Static RAM

The MCM63F733A and SCM63F733A are 4M—bit synchronous fast static RAMs designed to provide a burstable, high performance, secondary cache for the PowerPC™ and other high performance microprocessors. They are organized as 128K words of 32 bits each, fabricated with high performance silicon gate CMOS technology. This device integrates input registers, a 2—bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable (\overline{G}) and Linear Burst Order (\overline{LBO}) are clock (K) controlled through positive-edge-triggered noninverting registers.

Bursts can be initiated with either $\overline{\text{ADSP}}$ or $\overline{\text{ADSC}}$ input pins. Subsequent burst addresses can be generated internally by the MCM63F733A and SCM63F733A (burst sequence operates in linear or interleaved mode dependent upon state of $\overline{\text{LBO}}$) and controlled by the burst address advance $(\overline{\text{ADV}})$ input pin.

Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write (\overline{SBx}) , synchronous global write (\overline{SGW}) , and synchronous write enable (\overline{SW}) are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as "a", "b", "c", and "d". \overline{SBa} controls DQa, \overline{SBb} controls DQb, etc. Individual bytes are written if the selected byte writes \overline{SBx} are asserted with \overline{SW} . All bytes are written if either \overline{SGW} is asserted or if all \overline{SBx} and \overline{SW} are asserted.

For read cycles, a flow–through SRAM allows output data to simply flow freely from the memory array.


The MCM63F733A and SCM63F733A operate from a $3.3\,\mathrm{V}$ core power supply and all outputs operate on a $2.5\,\mathrm{V}$ or $3.3\,\mathrm{V}$ power supply. All inputs and outputs are JEDEC Standard JESD8–5 compatible.

- MCM63F733A-8.5 = 8.5 ns Access
 MCM63F733A-9 = 9 ns Access
 MCM63F733A/SCM63F733A-10 = 10 ns Access
 MCM63F733A/SCM63F733A-11 = 11 ns Access
- 3.3 V + 10%/- 5% Core, Power Supply, 2.5 V or 3.3 V I/O Supply
- ADSP, ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- Internally Self–Timed Write Cycle
- Byte Write and Global Write Control
- Single–Cycle Deselect
- Sleep Mode (ZZ)
- 40 to 85°C Extended Operating Temperatures (SCM63F733A only)
- 100-Pin TQFP Package

The PowerPC name is a trademark of IBM Corp., used under license therefrom.


REV 4 10/26/99

MCM63F733A SCM63F733A






FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENT



PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a READ, WRITE, or chip deselect.
84	ADSP	Input	Synchronous Address Status Processor: Active low, interrupts any ongoing burst and latches a new external address. Used to initiate a new READ, WRITE, or chip deselect (exception — chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ADV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 52, 53, 56, 57, 58, 59, 62, 63 (b) 68, 69, 72, 73, 74, 75, 78, 79 (c) 2, 3, 6, 7, 8, 9, 12, 13 (d) 18, 19, 22, 23, 24, 25, 28, 29	DQx	I/O	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b, c, d).
86	G	Input	Asynchronous Output Enable Input.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except \overline{G} , \overline{LBO} , and ZZ .
31	LBO	Input	Linear Burst Order Input: This pin may be left floating; it will default as interleaved. Low — linear burst counter (68K/PowerPC). High — interleaved burst counter (486/i960/Pentium).
32, 33, 34, 35, 44, 45, 46, 47, 48, 49, 50, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1, SA0	Input	Synchronous Address Inputs: These pins must be wired to the two LSBs of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94, 95, 96 (a) (b) (c) (d)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byte a, b, c, d). SGW overrides SBx.
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high — blocks \overline{ADSP} or deselects chip when \overline{ADSC} is asserted.
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of the status of the \overline{SBx} and \overline{SW} signals. If only byte write signals \overline{SBx} are being used, tie this pin high.
87	SW	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write \overline{SBx} pins. If only byte write signals \overline{SBx} are being used, tie this pin low.
64	ZZ	Input	Sleep Mode: This active high asynchronous signal places the RAM into the lowest power mode. The ZZ pin disables the RAMs internal clock when placed in this mode. When ZZ is negated, the RAM remains in low power mode until it is commanded to READ or WRITE. Data integrity is maintained upon returning to normal operation.
15, 41, 65, 91	V _{DD}	Supply	Core Power Supply.
4, 11, 20, 27, 54, 61, 70, 77	V _{DDQ}	Supply	I/O Power Supply.
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	V _{SS}	Supply	Ground.
1, 14, 16, 30, 38, 39, 42, 43, 51, 66, 80	NC	_	No Connection: There is no connection to the chip.

TRUTH TABLE (See Notes 1 through 5)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	<u>G</u> 3	DQx	Write 2, 4
Deselect	None	1	Х	Х	Х	0	Х	Х	High-Z	Х
Deselect	None	0	Х	1	0	Х	Х	Х	High–Z	Х
Deselect	None	0	0	Х	0	Х	Х	Х	High–Z	Х
Deselect	None	Х	Х	1	1	0	Х	Х	High-Z	Х
Deselect	None	Х	0	Х	1	0	Х	Х	High-Z	Х
Begin Read	External	0	1	0	0	Х	Х	Х	High-Z	Х
Begin Read	External	0	1	0	1	0	×	Х	High–Z	READ
Continue Read	Next	×	Х	Х	1	1	0	1	High–Z	READ
Continue Read	Next	Х	Х	Х	1	1	0	0	DQ	READ
Continue Read	Next	1	Х	Х	Х	1	0	1	High–Z	READ
Continue Read	Next	1	Х	Х	Х	1	0	0	DQ	READ
Suspend Read	Current	Х	Х	Х	1	1	1	1	High-Z	READ
Suspend Read	Current	Х	Х	Х	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	Х	Х	1	1	1	High-Z	READ
Suspend Read	Current	1	Х	Х	Х	1	1	0	DQ	READ
Begin Write	External	0	1	0	1	0	×	Х	High–Z	WRITE
Continue Write	Next	Х	Х	Х	1	1	0	Х	High–Z	WRITE
Continue Write	Next	1	Х	Х	Х	1	0	Х	High–Z	WRITE
Suspend Write	Current	Х	Х	Х	1	1	1	Х	High-Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	High–Z	WRITE

NOTES:

- 1. X = Don't Care. 1 = logic high. 0 = logic low.
- 2. Write is defined as either 1) any \overline{SBx} and \overline{SW} low, or 2) \overline{SGW} is low.
- 3. \overline{G} is an asynchronous signal and is not sampled by the clock K. \overline{G} drives the bus immediately (t_{GLQX}) following \overline{G} going low.
- 4. On write cycles that follow read cycles, \overline{G} must be negated prior to the start of the write cycle to ensure proper write data setup times. \overline{G} must also remain negated at the completion of the write cycle to ensure proper write data hold times.

ASYNCHRONOUS TRUTH TABLE

Operation	ZZ	G	I/O Status
Read	L	L	Data Out (DQx)
Read	L	Н	High–Z
Write	L	Х	High–Z
Deselected	L	Х	High–Z
Selected	Н	Х	High–Z

LINEAR BURST ADDRESS TABLE ($\overline{LBO} = V_{SS}$)

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

INTERLEAVED BURST ADDRESS TABLE $(\overline{LBO} = V_{DD})$

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

WRITE TRUTH TABLE

Cycle Type	SGW	sw	SBa	SBb	SBc	SBd
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte a	Н	L	L	Н	Н	Н
Write Byte b	Н	L	Н	L	Н	Н
Write Byte c	Н	L	Н	Н	L	Н
Write Byte d	Н	L	Н	Н	Н	L
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit	Notes
Power Supply Voltage	V _{DD}	- 0.5 to 4.6	٧	
I/O Supply Voltage	V _{DDQ}	V_{SS} – 0.5 to V_{DD}	٧	2
Input Voltage Relative to V _{SS} for Any Pin Except V _{DD}	V _{in} , V _{out}	- 0.5 to V _{DD} + 0.5	٧	2
Input Voltage (Three-State I/O)	V _{IT}	- 0.5 to V _{DDQ} + 0.5	٧	2
Output Current (per I/O)	l _{out}	± 20	mA	
Package Power Dissipation	PD	1.2	W	3
Temperature Under Bias	T _{bias}	– 10 to 85	°C	
Storage Temperature	T _{stg}	– 55 to 125	°C	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- 2. This is a steady-state DC parameter that is in effect after the power supply has achieved its nominal operating level. Power sequencing is not necessary.
- 3. Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

PACKAGE THERMAL CHARACTERISTICS

Rating		Symbol	Max	Unit	Notes
Junction to Ambient (@ 200 lfm)	Single-Layer Board Four-Layer Board	$R_{\theta JA}$	40 25	°C/W	1, 2
Junction to Board (Bottom)		$R_{\theta JB}$	17	°C/W	3
Junction to Case (Top)		$R_{ heta JC}$	9	°C/W	4

NOTES:

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
- 2. Per SEMI G38-87.
- 3. Indicates the average thermal resistance between the die and the printed circuit board.
- 4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method 1012.1).

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VDD = 3.3 V + 10%, -5%, T_A = 0 to 70° C for MCM63F733A, T_A = -40 to 85° C for SCM63F733A, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS: 2.5 V I/O Supply (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	3.135	3.3	3.6	V
I/O Supply Voltage	V _{DDQ}	2.375	2.5	2.9	V
Input Low Voltage	V _{IL}	- 0.3	_	0.7	V
Input High Voltage	VIH	1.7	_	V _{DD} + 0.3	٧
Input High Voltage (I/O Pins)	V _{IH2}	1.7	_	V _{DDQ} + 0.3	٧
Output Low Voltage (I _{OL} = 2 mA)	VOL	_	_	0.7	٧
Output High Voltage (I _{OH} = -2 mA)	VOH	1.7	_	_	٧

RECOMMENDED OPERATING CONDITIONS: 3.3 V I/O Supply (Voltages Referenced to $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	3.135	3.3	3.6	٧
I/O Supply Voltage	V _{DDQ}	3.135	3.3	V _{DD}	٧
Input Low Voltage	V _{IL}	- 0.5	_	0.8	٧
Input High Voltage	VIH	2	_	V _{DD} + 0.5	٧
Input High Voltage (I/O Pins)	V _{IH2}	2	_	V _{DDQ} + 0.5	٧
Output Low Voltage (I _{OL} = 8 mA)	V _{OL}	_	_	0.4	٧
Output High Voltage (I _{OH} = - 4 mA)	V _{OH}	2.4	_	_	٧




Figure 1. Undershoot Voltage

SUPPLY CURRENTS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input Leakage Current (0 $V \le V_{in} \le V_{DD}$)	llkg(l)	_	_	± 1	μА	1, 2
Output Leakage Current (0 $V \le V_{in} \le V_{DDQ}$)	llkg(O)	_	_	± 1	μА	
AC Supply Current (Device Selected, MCM63F733A-8.5 All Outputs Open, Freq = Max) MCM63F733A-9 Includes VDD Only MCM63F733A/SCM63F733A-10 MCM63F733A/SCM63F733A-11	I _{DDA}	_	_	355 355 355 340	mA	3, 4, 5
CMOS Standby Supply Current (Device Deselected, Freq = 0, VDD = Max, All Inputs Static at CMOS Levels)	ISB2	_	_	5	mA	6, 8
Sleep Mode Supply Current (Sleep Mode, Freq = Max, V_{DD} = Max, All Other Inputs Static at CMOS Levels, $ZZ \ge V_{DD} - 0.2 \text{ V}$)	IZZ	_	_	5	mA	2, 7, 8
TTL Standby Supply Current (Device Deselected, Freq = 0, VDD = Max, All Inputs Static at TTL Levels)	^I SB3	_	_	25	mA	6, 9
Clock Running (Device Deselected, Freq = Max, V _{DD} = Max, All Inputs MCM63F733A-8.5 Toggling at CMOS Levels) MCM63F733A/SCM63F733A-10 MCM63F733A/SCM63F733A-11	I _{SB4}	_	_	110 110 110 105	mA	3, 4, 5, 6, 8
Static Clock Running (Device Deselected, MCM63F733A-8.5 Freq = Max, V _{DD} = Max, All Inputs MCM63F733A-9 Static at TTL Levels) MCM63F733A/SCM63F733A-10 MCM63F733A/SCM63F733A-11	I _{SB5}	_	_	40 40 40 35	mA	6, 9

NOTES:

- 1. $\overline{\text{LBO}}$ pin has an internal pullup and will exhibit leakage currents of \pm 5 μ A.
- 2. ZZ pin has an internal pulldown and will exhibit leakage currents of $\pm\,5~\mu\text{A}.$
- 3. Reference AC Operating Conditions and Characteristics for input and timing.
- 4. All addresses transition simultaneously low (LSB) then high (MSB).
- 5. Data states are all zero.
- 6. Device is deselected as defined by the Truth Table.
- 7. Device in Sleep Mode as defined by the Asynchronous Truth Table.
- 8. CMOS levels for I/Os are $V_{IT} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{DDQ} 0.2 \text{ V}$. CMOS levels for other inputs are $V_{in} \le V_{SS} + 0.2 \text{ V}$ or $\ge V_{DD} 0.2 \text{ V}$. 9. TTL levels for I/Os are $V_{IT} \le V_{IL}$ or $\ge V_{IH2}$. TTL levels for other inputs are $V_{in} \le V_{IL}$ or $\ge V_{IH3}$.

CAPACITANCE (f = 1.0 MHz, T_A = 0 to 70°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}	_	4	5	pF
Input/Output Capacitance	C _{I/O}	_	7	8	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_A = 0 \text{ to } 70^{\circ}\text{C} \text{ for MCM63F733A}, T_A = -40 \text{ to } 85^{\circ}\text{C for SCM63F733A}, Unless Otherwise Noted)}$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 2 Unless Otherwise Not
Input Rise/Fall Time	

READ/WRITE CYCLE TIMING (See Notes 1 through 4)

		MCM63F	733A-8.5	MCM63I	F733 A –9		733A-10 733A-10		733A–11 733A–11		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	tKHKH	13	_	13	_	13	_	15	_	ns	
Clock High Pulse Width	[†] KHKL	5.2	_	5.2	_	5.2	_	6	_	ns	
Clock Low Pulse Width	[†] KLKH	5.2	_	5.2	_	5.2	_	6	_	ns	
Clock Access Time	^t KHQV	_	8.5	_	9	_	10	_	11	ns	
Output Enable to Output Valid	^t GLQV	_	3.8	_	3.8	_	3.8	_	3.8	ns	
Clock High to Output Active	^t KHQX1	0	_	0	_	0	_	0	_	ns	5, 6
Clock High to Output Change	^t KHQX2	1.5	_	1.5	_	1.5	_	1.5	_	ns	6
Output Enable to Output Active	[†] GLQX	0	_	0	_	0	_	0	_	ns	5, 6
Output Disable to Q High–Z	^t GHQZ	_	3.8	_	3.8	_	3.8	_	3.8	ns	5, 6
Clock High to Q High-Z	^t KHQZ	1.5	3.8	1.5	3.8	1.5	3.8	1.5	3.8	ns	5, 6
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tADKH tADSKH tDVKH tWVKH tEVKH	2	_	2	_	2	_	2	_	ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tKHAX tKHADSX tKHDX tKHWX tKHEX	0.5	_	0.5	_	0.5	_	0.5	_	ns	
Sleep Mode Standby	^t zzs	_	2 x [†] KHKH	_	2 x ^t KHKH	_	2 x [†] KHKH	_	2 x ^t KHKH	ns	
Sleep Mode Recovery	^t ZZREC	2 x ^t KHKH	_	2 x [†] KHKH	_	2 x ^t KHKH	_	2 x [†] KHKH	_	ns	
Sleep Mode High to Q High-Z	[†] ZZQZ	_	15	_	15	_	15	_	15	ns	

NOTES:

- 1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SE1 low, SE2 high, and SE3 low whenever ADSP or ADSC is asserted.
- 2. All read and write cycle timings are referenced from K or $\overline{\text{G}}.$
- 3. \overline{G} is a don't care after write cycle begins. To prevent bus contention, \overline{G} should be negated prior to start of write cycle.
- 4. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at VDDQ/2. In some design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
- 5. This parameter is sampled and not 100% tested.
- 6. Measured at \pm 200 mV from steady state.




Figure 2. AC Test Load






Figure 3. Lumped Capacitive Load and Typical Derating Curve

PULL-UP					
VOLTAGE (V)	I (mA) MIN	I (mA) MAX			
- 0.5	-38	- 105			
0	-38	- 105			
0.8	-38	- 105			
1.25	-30	- 83			
1.5	-27	– 75			
2.3	0	- 40			
2.7	0	- 15			
2.9	0	0			




(a) Pull-Up for $V_{DDQ} = 2.5 V$

	PULL-UP						
VOLTAGE (V)	I (mA) MIN	I (mA) MAX					
- 0.5	-40	- 120					
0	-40	- 120					
1.4	-40	- 120					
1.65	-37	- 108					
2.0	-28	-81					
3.135	0	- 20					
3.6	0	0					




(b) Pull-Up: V_{DDQ} = 3.3 V

PULL-DOWN						
VOLTAGE (V)	I (mA) MIN	I (mA) MAX				
- 0.5	0	0				
0	0	0				
0.4	10	20				
0.8	20	40				
1.25	31	63				
1.6	40	80				
2.8	40	80				
3.2	40	80				
3.4	40	80				




(c) Pull-Down

Figure 4. Typical Output Buffer Characteristics



MCM63F733A•SCM63F733A



MOTOROLA FAST SRAM

APPLICATION INFORMATION

SLEEP MODE

A sleep mode feature, the ZZ pin, has been implemented on the MCM63F733A and SCM63F733A. It allows the system designer to place the RAM in the lowest possible power condition by asserting ZZ. The sleep mode timing diagram shows the different modes of operation: Normal Operation, No READ/WRITE Allowed, and Sleep Mode. Each mode has its own set of constraints and conditions that are allowed.

Normal Operation: All inputs must meet setup and hold times prior to sleep and tZZREC nanoseconds after recovering from sleep. Clock (K) must also meet cycle, high, and low times during these periods. Two cycles prior to sleep, initiation of either a read or write operation is not allowed.

No READ/WRITE: During the period of time just prior to sleep and during recovery from sleep, the assertion of either ADSC, ADSP, or any write signal is not allowed. If a write operation occurs during these periods, the memory array may be corrupted. Validity of data out from the RAM can not be guaranteed immediately after ZZ is asserted (prior to being in sleep).

Sleep Mode: The RAM automatically deselects itself. The RAM disconnects its internal clock buffer. The external clock

may continue to run without impacting the RAMs sleep current (I_{ZZ}). All inputs are allowed to toggle — the RAM will not be selected and perform any reads or writes. However, if inputs toggle, the I_{ZZ} (max) specification will not be met.

NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for PowerPC — and other high end MPU-based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM63F733A and SCM63F733A. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 5.

CONTROL PIN TIE VALUES EXAMPLE $(H \ge V_{IH}, L \le V_{IL})$

Non-Burst	ADSP	ADSC	ADV	SE1	SE2	LBO
Sync Non–Burst, Pipelined SRAM	Н	L	Н	L	Н	Х

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.






Figure 5. Example Configuration as Non-Burst Synchronous SRAM

ORDERING INFORMATION (Order by Full Part Number)





PACKAGE DIMENSIONS


TQ PACKAGE 100-PIN TQFP CASE 983A-01











SECTION B-B

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DATUM PLANE -H-IS LOCATED AT BOTTOM OF
- 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
 4. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
 5. DIMENSIONS D AND E TO BE DETERMINED AT SEATING DI ANE. G.
- SEATING PLANE -C-.

 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE
- MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS D1 AND B1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
- DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE b DIMENSION TO EXCEED 0.45 (0.018).

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α		1.60		0.063	
A1	0.05	0.15	0.002	0.006	
A2	1.35	1.45	0.053	0.057	
b	0.22	0.38	0.009	0.015	
b1	0.22	0.33	0.009	0.013	
С	0.09	0.20	0.004	0.008	
c1	0.09	0.16	0.004	0.006	
D	22.00	BSC	0.866	BSC	
D1	20.00	BSC	0.787 BSC		
E	16.00	BSC	0.630 BSC		
E1	14.00	14.00 BSC		BSC	
е	0.65	BSC	0.026 BSC		
L	0.45	0.75	0.018	0.030	
L1	1.00 REF		0.039 REF		
L2	0.50	0.50 REF		REF	
S	0.20		0.008	_	
R1	0.08		0.003	_	
R2	0.08	0.20	0.003	0.008	
θ	0 °	7°	0 °	7°	
θ1	0°		0°	_	
θ2	11 °	13°	11 °	13°	
θ3	11 °	13°	11 °	13°	