



**3.3V, 256K x 16 High-Speed, Low-Power CMOS Static RAM with Optional 2V Data Retention**

**Features**

- Fast access times: 10, 12 and 15 ns
- Drives a 50 pF load vs. 30 pF industry standard load
- Multiple center power and ground pins for improved noise immunity
- 2V/200  $\mu$ A data retention ("L" version)
- Low active power: 414 mW (Max.) at 15 ns
- Low standby current: 18mW (Max.)
- Individual byte controls for both Read and Write cycles
- TTL and CMOS-compatible inputs and outputs
- Single 3.0 V to 3.6 V power supply
- Packaged in 44-pin, 400-mil SOJ and TSOP (Type II)
- Commercial and industrial temperature range

**Functional Description**


The Aptos AP9B134/AP9B134L is a high-speed, low-power, 128K x 16, CMOS static RAM. It is fabricated using Aptos' high-performance CMOS, 0.35 $\mu$  technology. This highly reli-

able process, coupled with innovative circuit design techniques, yields high-performance at low power consumption.

Writing to the device is accomplished by bringing Chip Enable ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. If Byte Enable Low ( $\overline{BLE}$ ) is LOW, then data from I/O<sub>0</sub> through I/O<sub>7</sub> is written into the location specified on the address pins A<sub>0</sub> through A<sub>17</sub>. If Byte Enable High ( $\overline{BHE}$ ) is LOW, then data from I/O<sub>8</sub> through I/O<sub>15</sub> is written into the location specified on the address pins A<sub>0</sub> through A<sub>17</sub>. The use of  $\overline{BHE}$  and  $\overline{BLE}$  in conjunction with  $\overline{WE}$  being held LOW, across several cycles, allows for 'back-to-back' writes as required by some industry DSPs.

Reading from the AP9B134/AP9B134L is accomplished by taking  $\overline{CE}$  and  $\overline{OE}$  LOW while forcing  $\overline{WE}$  HIGH. If  $\overline{BLE}$  is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> through I/O<sub>7</sub>. If  $\overline{BHE}$  is LOW, then data from memory will appear on I/O<sub>8</sub> through I/O<sub>15</sub> (See Truth Table).

This device offers multiple center power and ground pins for improved noise and speed characteristics.




**Selection Guide**

	AP9B134/L-10	AP9B134/L-12	AP9B134/L-15
Maximum Access Time (ns)	10	12	15
Maximum Operating Current (mA)	140	130	115
Maximum Standby Current (mA)	5	5	5




Pin Configurations

44-Pin SOJ  
TOP VIEW



9B134-2

44-Pin TSOP  
TOP VIEW



9B134-3

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65 °C to +150 °C

Ambient Temperature

with Power Applied ..... -55 °C to +125 °C

$V_{CC}$  Supply Relative to GND ..... -0.5 V to +7.0 V

Voltage on any Pin Relative to GND.... -0.5 V to  $V_{CC} + 0.5$  V

Short Circuit Output Current <sup>1</sup> .....  $\pm 20$  mA


Power Dissipation ..... 1.0 W

## Electrical Characteristics Over the Operating Range ( $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$ , $V_{CC} = 3.0$ V Min. to 3.6 V Max.) -Commercial

Symbol	Parameter	Test Conditions	9B134/L-10		9B134/L-12		9B134/L-15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
$I_{CC1}$	Dynamic Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}$ , $I_{OUT} = 0$ mA, $\overline{CE} = V_{IL}$ , $f = f_{max}$		140		130		115	mA
$I_{CC2}$	Static Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}$ , $I_{OUT} = 0$ mA, $\overline{CE} = V_{IL}$ , $f = 0$		75		75		75	mA
$I_{SB1}$	TTL Standby Current -TTL Inputs	$V_{CC} = \text{Max.}$ , $V_{IN} = V_{IH}$ or $V_{IL}$ , $\overline{CE} \geq V_{IH}$ , $f = \text{Max.}$		35		30		25	mA
$I_{SB2}$	CMOS Standby Current -CMOS Inputs	$V_{CC} = \text{Max.}$ , $\overline{CE} \geq V_{CC}$ -0.2V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V, $f = 0$		5		5		5	mA
$I_{LI}$	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	-1	1	-1	1	-1	1	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled	-1	1	-1	1	-1	1	$\mu\text{A}$
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}$ , $I_{OH} = -4.0$ mA	2.4		2.4		2.4		V
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}$ , $I_{OL} = 8.0$ mA		0.4		0.4		0.4	V
$V_{IH}$	Input High Voltage <sup>3</sup>		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
$V_{IL}$	Input Low Voltage <sup>3</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V

## Data Retention Characteristics ("L" Version) -Commercial

Symbol	Description	Test Conditions <sup>4</sup>	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	$V_{CC} = V_{DR} = 2.0$ V, $\overline{CE} \geq V_{CC} - 0.2$ V, $V_{IN} \geq V_{CC} - 0.2$ V or $V_{IN} \leq 0.2$ V	2.0		V
$I_{CCDR}$	Data Retention Current			200	$\mu\text{A}$
$t_{CDR}$	Chip Deselect to Data Retention Time		0		ns
$t_R$	Operation Recovery Time		$t_{RC}$		ns



## Capacitance <sup>5</sup>

Symbol	Description	Max.	Unit
$C_{IN}$	Input Capacitance	5	pF
$C_{OUT}$	I/O Capacitance	5	pF

### Notes:

- No more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- $I_{CC}$  is dependent upon output loading and cycle rates. Specified values are with outputs open.

3.  $V_{IL}$  undershoot = -1.0V where  $t = t_{RC}/4$  per cycle.  $V_{IH}$  overshoot =  $V_{CC} + 1.0$ V where  $t = t_{RC}/4$  per cycle.

4. No input may exceed  $V_{CC} + 0.3$ V (DC).

5. Tested initially and after any design or process changes that may effect these parameters.

**Electrical Characteristics** Over the Operating Range ( $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ ,  $V_{CC} = 3.0\text{V Min. to } 3.6\text{V Max.}$ ) -Industrial

Symbol	Parameter	Test Conditions	9B134/L-12		9B134/L-15		Unit
			Min.	Max.	Min.	Max.	
$I_{CC1}$	Dynamic Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, f = f_{max}$		140		125	mA
$I_{CC2}$	Operating Current <sup>2</sup>	$V_{CC} = \text{Max.}, I_{OUT} = 0 \text{ mA}, \overline{CE} = V_{IL}, f = 0$		85		85	mA
$I_{SB1}$	TTL Standby Current -TTL Inputs	$V_{CC} = \text{Max.}, V_{IN} = V_{IH} \text{ or } V_{IL}, \overline{CE} \geq V_{IH}, f = \text{Max.}$		35		30	mA
$I_{SB2}$	CMOS Standby Current -CMOS Inputs	$V_{CC} = \text{Max.}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V}, f = 0$		10		10	mA
$I_{LI}$	Input Leakage Current	$\text{GND} \leq V_{IN} \leq V_{CC}$	-5	5	-5	5	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$\text{GND} \leq V_{OUT} \leq V_{CC}, \text{Output Disabled}$	-5	5	-5	5	$\mu\text{A}$
$V_{OH}$	Output High Voltage	$V_{CC} = \text{Min.}, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
$V_{OL}$	Output Low Voltage	$V_{CC} = \text{Min.}, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
$V_{IH}$	Input High Voltage <sup>3</sup>		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
$V_{IL}$	Input Low Voltage <sup>3</sup>		-0.3	0.8	-0.3	0.8	V



**Data Retention Characteristics ("L" Version)** -Industrial

Symbol	Description	Test Conditions <sup>4</sup>	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	$V_{CC} = V_{DR} = 2.0\text{V}, \overline{CE} \geq V_{CC} - 0.2\text{V}, V_{IN} \geq V_{CC} - 0.2\text{V} \text{ or } V_{IN} \leq 0.2\text{V}$	2.0		V
$I_{CCDR}$	Data Retention Current			2	mA
$t_{CDR}$	Chip Deselect to Data Retention Time		0		ns
$t_R$	Operation Recovery Time		$t_{RC}$		ns

**AC Test Loads and Waveforms**

- (a)  $C_1 = 50 \text{ pF}$   
INCLUDING JIG  
AND SCOPE

- (b)  $C_2 = 5 \text{ pF}$   
INCLUDING JIG  
AND SCOPE



Switching Characteristics Over the Operating Range <sup>6,7</sup>

Parameter	Description	9B134/L-10		9B134/L-12		9B134/L-15		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<i>Read Cycle</i> <sup>8</sup>								
t <sub>RC</sub>	Read Cycle Time	10		12		15		ns
t <sub>AA</sub>	Address Access Time		10		12		15	ns
t <sub>OHA</sub>	Output Hold Time	3		3		3		ns
t <sub>ACE</sub>	CE Access Time		10		12		15	ns
t <sub>DOE</sub>	OE Access Time		4		5		7	ns
t <sub>LZOE</sub> <sup>9</sup>	OE to Low-Z Output	0		0		0		ns
t <sub>HZOE</sub> <sup>9</sup>	OE to High-Z Output		4		5		6	ns
t <sub>LZCE</sub> <sup>9</sup>	CE to Low-Z Output	3		3		3		ns
t <sub>HZCE</sub> <sup>9</sup>	CE to High-Z Output		4		6		8	ns
t <sub>PU</sub>	CE to Power Up	0		0		0		ns
t <sub>PD</sub>	CE to Power Down		10		12		15	ns
t <sub>ABE</sub>	Byte Enable Access Time		3		4		5	ns
t <sub>LZBE</sub> <sup>9</sup>	Byte Enable to Output Low-Z	0		0		0		ns
t <sub>HZBE</sub> <sup>9</sup>	Byte Enable to Output High-Z		3		4		5	ns
<i>Write Cycle</i> <sup>10</sup>								
t <sub>WC</sub>	Write Cycle Time	10		12		15		ns
t <sub>SCE</sub>	CE to Write End	8		8		10		ns
t <sub>AW</sub>	Address Set-up Time to Write End	8		8		10		ns
t <sub>HA</sub>	Address Hold to Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-up Time to Write Start	0		0		0		ns
t <sub>PWE1</sub> <sup>11</sup>	WE Pulse Width (OE =HIGH)	8		8		10		ns
t <sub>PWE2</sub>	WE Pulse Width (OE =LOW)	10		12		12		ns
t <sub>SD</sub>	Data Set-up to Write End	6		6		7		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub> <sup>9</sup>	WE LOW to High-Z Output		5		6		7	ns
t <sub>LZWE</sub> <sup>9</sup>	WE HIGH to Low-Z Output	2		2		2		ns
t <sub>BW</sub>	Byte Enable to End of Write	8		8		10		ns

**Notes:**

6. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading specified in AC Test Loads and Waveforms *Figure (a)*, unless otherwise noted.

7. I/O will assume the High-Z state if  $\overline{OE} \geq V_{IH}$ .

8.  $\overline{WE}$  is HIGH for a Read Cycle.

9. Tested with the load in AC Test Loads and Waveforms *Figure (b)*. Transition is measured  $\pm 500$ mV from steady state voltage.

10. The internal write time is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. All signals must be in valid states to initiate a Write,

but any can be deasserted to terminate the Write. The Data Input Set-up and Hold timing is referenced to the rising or falling edge of the signal that terminates the write.

11. Tested with  $\overline{OE}$  HIGH for a minimum of 4 ns before  $\overline{WE} =$  LOW to place I/O in High-Z state.

12. The device is continuously selected.  $\overline{OE}, \overline{CE} = V_{IL}$ .

13. Address is valid prior to, or coincident with,  $\overline{CE}$  LOW transitions.

14. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ;  $t_{HZOE}$  is less than  $t_{LZOE}$  and  $t_{HZBE}$  is less than  $t_{LZBE}$ .

15.  $\overline{BHE}$  and  $\overline{BLE}$  are held in their asserted state (LOW).

**Pin Descriptions**

**A<sub>0</sub> - A<sub>17</sub>: Address Inputs**

These 18 address inputs select one of the 262,144, 16-bit words in the RAM.

**$\overline{CE}$ : Chip Enable Input**

$\overline{CE}$  is asserted LOW. The Chip Enable is asserted LOW to read from or write to the device. If Chip Enable is deasserted, the device is deselected and is in a standby power mode. The I/O pins will be in the High-Z state when the device is deselected.

**$\overline{OE}$ : Output Enable Input**

The Output Enable input is asserted LOW. If the Output Enable is asserted LOW while  $\overline{CE}$  is asserted (LOW) and  $\overline{WE}$  is deasserted (HIGH), data from the SRAM will be present on the I/O pins. The I/O pins will be in the High-Z state when  $\overline{OE}$  is deasserted.

**$\overline{WE}$ : Write Enable Input**

The Write Enable input is asserted LOW and controls read and write operations. When  $\overline{CE}$  and  $\overline{WE}$  are both asserted (LOW) input data present on the I/O pins will be written into the selected memory location.

**$\overline{BHE}$ ,  $\overline{BLE}$ : Byte Enables**


These active LOW inputs allow individual bytes to be written to, or read. When  $\overline{BLE}$  is LOW, data is written to, or read from, the lower byte (I/O<sub>0</sub> - I/O<sub>7</sub>). When  $\overline{BHE}$  is LOW, data is written to, or read from, the upper byte (I/O<sub>8</sub> - I/O<sub>15</sub>).

**I/O<sub>0</sub> - I/O<sub>15</sub>: Common Input/Output Pins**

**GND: Ground**


**Switching Waveforms**

**Read Cycle No. 1** <sup>8, 12, 15</sup>



9B134-8


**Read Cycle No. 2** <sup>8, 13, 14</sup>



9B134-9


Switching Waveforms (continued)

Write Cycle No.1 ( $\overline{CE}$  controlled,  $\overline{OE}$  is HIGH or LOW) <sup>10</sup>



9B134-10


Write Cycle No.2 ( $\overline{OE}$  is HIGH During Write Cycle) <sup>10</sup>



9B134-11


Switching Waveforms (continued)

Write Cycle No.3 ( $\overline{OE}$  is LOW During Write Cycle) <sup>10</sup>



9B134-12

Write Cycle No. 4 ( $\overline{BHE}$ ,  $\overline{BLE}$  Controlled) <sup>16</sup>



9B134-13

Note:

16.  $\overline{WE}$  may be held LOW across many address cycles and the  $\overline{BHE}$ ,  $\overline{BLE}$  pins can be used to control the write function.





## ADVANCED INFORMATION

## AP9B134/AP9B134L

## Truth Table

Mode	$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	$\overline{BLE}$	$\overline{BHE}$	I/O <sub>0</sub> - I/O <sub>7</sub>	I/O <sub>8</sub> - I/O <sub>15</sub>	Power
Standby	H	X	X	X	X	High-Z	High-Z	I <sub>SB1</sub> , I <sub>SB2</sub>
Low Byte Read (I/O <sub>0</sub> - I/O <sub>8</sub> )	L	L	H	L	H	D <sub>OUT</sub>	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>
High Byte Read (I/O <sub>9</sub> - I/O <sub>15</sub> )	L	L	H	H	L	High-Z	D <sub>OUT</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Word Read (I/O <sub>0</sub> - I/O <sub>15</sub> )	L	L	H	L	L	D <sub>OUT</sub>	D <sub>OUT</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Word Write (I/O <sub>0</sub> - I/O <sub>15</sub> )	L	X	L	L	L	D <sub>IN</sub>	D <sub>IN</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Low Byte Write (I/O <sub>0</sub> - I/O <sub>8</sub> )	L	X	L	L	H	D <sub>IN</sub>	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>
High Byte Write (I/O <sub>9</sub> - I/O <sub>15</sub> )	L	X	L	H	L	High-Z	D <sub>IN</sub>	I <sub>CC1</sub> , I <sub>CC2</sub>
Output Disable	L	H	H	X	X	High-Z	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>
	L	X	X	H	H	High-Z	High-Z	I <sub>CC1</sub> , I <sub>CC2</sub>

## Ordering Information

## Standard - AP9B134

Speed	Part Number	Package Name	Package Type	Temperature Range
10	AP9B134-10VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134-10TC	T44.1	44-Pin Thin Small Outline Package	
12	AP9B134-12VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134-12VI	V44.1	44-Pin Small Outline J-Bend	Industrial
	AP9B134-12TC	T44.1	44-Pin Thin Small Outline Package	Commercial
	AP9B134-12TI	T44.1	44-Pin Thin Small Outline Package	Industrial
15	AP9B134-15VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134-15VI	V44.1	44-Pin Small Outline J-Bend	Industrial
	AP9B134-15TC	T44.1	44-Pin Thin Small Outline Package	Commercial
	AP9B134-15TI	T44.1	44-Pin Thin Small Outline Package	Industrial


## With Optional 2V Data Retention - AP9B134L

Speed	Part Number	Package Name	Package Type	Temperature Range
10	AP9B134L-10VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134L-10TC	T44.1	44-Pin Thin Small Outline Package	
12	AP9B134L-12VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134L-12VI	V44.1	44-Pin Small Outline J-Bend	Industrial
	AP9B134L-12TC	T44.1	44-Pin Thin Small Outline Package	Commercial
	AP9B134L-12TI	T44.1	44-Pin Thin Small Outline Package	Industrial
15	AP9B134L-15VC	V44.1	44-Pin Small Outline J-Bend	Commercial
	AP9B134L-15VI	V44.1	44-Pin Small Outline J-Bend	Industrial
	AP9B134L-15TC	T44.1	44-Pin Thin Small Outline Package	Commercial
	AP9B134L-15TI	T44.1	44-Pin Thin Small Outline Package	Industrial

Document # DS-00065-Rev A


Package Diagrams

T44.1 - 44-Pin (400-Mil) Thin Small Outline Package (TSOP)



Measurements are in Millimeters unless otherwise specified. (MAX / MIN)

V44.1 - 44-Pin (400-Mil) Small Outline J-Bend (SOJ)



Measurements are in Millimeters unless otherwise specified. (MAX / MIN)