

# 1024 x 4 Static Random Access Memory

#### **Features**

- 45 ns Maximum Access Time
- No Clocks or Strobes Required
- Automatic CE Power Down
- Identical Cycle and Access Times
- Single +5V Supply (±10%)
- Pinout and Function Compatible to SY2148
- Performance Upgrade for SY2148
- Industry Standard 2114 Pinout
- Totally TTL Compatible All Inputs and Outputs
- · Common Data Input and Output
- High Density 18-Pin Package
- Three-State Output

#### Description


The Synertek SY2148H is a 4096-Bit Static Random Access Memory organized 1024 words by 4 bits and is fabricated using Synertek's new scaled n-channel silicon gate technology. It is designed using fully static circuitry, therefore requiring no clock or refreshing to operate. Address set-up times are not required and the data is read out non-destructively with the same polarity as the input data. Common data input and output pins provide maximum design flexibility. The three-state output facilitates memory expansion by allowing the outputs to be OR-tied to other devices.

The SY2148H offers an automatic power down feature. Power down is controlled by the Chip Enable input. When Chip Enable ( $\overline{CE}$ ) goes high, thus deselecting the SYM2148H, the device will automatically power down and remain in a standby power mode as long as  $\overline{CE}$  remains high. This unique feature provides system level power savings as much as 85%.

The SY2148H is packaged in an 18-pin DIP for the highest possible density. The device is fully TTL compatible and has a single +5V power supply.

## **Pin Configuration**





#### Absolute Maximum Ratings\*

Temperature Under Bias .....-10°C to 85°C Storage Temperature . . . . . . . -65 °C to 150 °C Voltage on Any Pin with

Respect to Ground . . . . . . . . -3.5V to +7V Power Dissipation ..... 1.0W

Electrostatic Discharge Rating (ESD)\*\* Inputs to Ground ..... ±2000V

#### Comment\*

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

\*\*Test Condition: MIL-STD-883B Method 3015.1

**D.C. Characteristics**  $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  (Unless otherwise specified) (note 8)

Symbol	Parameter	2148H/H-2/H-3		2148H	L/HL-3			
		Min.	Max.	Min.	Max.	Unit	Conditions	
ILI	Input Load Current (All input pins)	•	10		10	μА	V <sub>CC</sub> = Max,	V <sub>IN</sub> = Gnd to V <sub>CC</sub>
LO	Output Leakage Current		50		50	μА	ČE = V <sub>IH</sub> , V V <sub>OUT</sub> = Gn	
Icc	Power Supply Current		140		115	mA	T <sub>A</sub> = 25°C	V <sub>CC</sub> = Max, CE = V <sub>IL</sub>
			150		125	mA	TA = 0°C	Outputs Open
<sup>I</sup> SB	Standby Current		30		20	mA	V <sub>CC</sub> = Min	to Max, CE = V <sub>IH</sub>
IPO	Peak Power-on Current (Note 9)		50		30	mA		to V <sub>CC</sub> Min r of V <sub>CC</sub> or V <sub>IH</sub> Min
VIL	Input Low Voltage	-3.0	0.8	-3.0	8.0	V		
VIH	Input High Voltage	2.0	6.0	2.0	6.0	٧		
VOL	Output Low Voltage		0.4		0.4	٧	1 <sub>OL</sub> = 8mA	
Voн	Output High Voltage	2.4	1	2.4		V .	I <sub>OH</sub> = -4m	A

Capacitance  $T_A = 25^{\circ}C$ , f = 1.0 MHz

Symbol	Test	Тур.	Max.	Unit
COUT	Output Capacitance		7	pF
CIN	Input Capacitance		5	рF

NOTE: This parameter is periodically sampled and not 100% tested.

## A.C. Characteristics

 $T_A = 0^{\circ} C$  to  $+70^{\circ} C$ ,  $V_{CC} = 5V \pm 10\%$  (Unless otherwise specified) (note 8)

### **READ CYCLE**


	Parameter	2148H-2		2148H-3/HL-3		2148H/HL			
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
tRC	Read Cycle Time	45		55		70		ns	
†AA	Address Access Time	T	45		55		70	ns	
tACE1	Chip Enable Access Time	T	45		55		70	ns	Note 1
tACE2	Chip Enable Access time	1	55		65		80	ns	Note 2
tOH	Output Hold from Address Change	5		5		5		ns	
†LZ	Chip Selection to Output in Low Z	10		10		10		ns	Note 7
tHZ	Chip Deselection to Output in High Z	0	20	0	20	0	20	ns	Note 7
†PU	Chip Selection to Power Up Time	0		0		0		ns	
1PD	Chip Deselection to Power Down Time		30		30		30	ns	

#### WRITE CYCLE


tWC	Write Cycle Time	45		55		70		ns	
tcw	Chip Enabled to End of Write	40		50		65		ns	
t <sub>AW</sub>	Address Valid to End of Write	40		50		65		ns	
tAS	Address Setup Time	0		0		0		ns	
tWP	Write Pulse Width	35		40		50		ns	
twR	Write Recovery Time	5		5		5		ns	
<sup>t</sup> DW	Data Valid to End of Write	20		20		25		ns	
tDH .	Data Hold Time	0		0		0		ns	
twz	Write Enabled to Output in High Z	0	15	0	20	0	25	ns	Note 7
tow	Output Active from End of Write	0		0		0		ns	Note 7

(See following page for notes)







10. A minimum 0.5 ms time delay is required after application of VCC (+5V) before proper device operation is achieved.



## A.C. Testing Input, Output Waveform



## A.C. Testing Load Circuit



### Package Availability

- 18 Pin Ceramic
- 18 Pin Cerdip
- 18 Pin Plastic

## Ordering Information

Order Number	Access Time (Max)	Operating Current (Max)	Standby Current (Max)	*Package Type		
SYC2148H	70ns	150mA	30mA	Ceramic		
SYD2148H	70ns	150mA	30mA	Cerdip		
SYC2148H-2	45ns	150mA	30mA	Ceramic		
SYD2148H-2	45ns	150mA	30mA	Cerdip		
SYC2148H-3	55ns	150mA	30mA	Ceramic		
SYD2148H-3	55ns	150mA	30mA	Cerdip		
SYC2148HL	70ns	125mA	20mA	Ceramic		
SYD2148HL	70ns	125mA	20mA	Cerdip		
SYC2148HL-3	55ns	125mA	20mA	Ceramic		
SYD2148HL-3	55ns	125mA	20mA	Cerdip		

\*Also available in plastic