

### Octal D-Type Latch with 3-State Output TC74HC373 Non-Inverted

The TC74HC373A is a high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input ( $\overline{OE}$ ).



When  $\overline{OE}$  input is high the eight outputs are in a high impedance state.

The TC74HC373A is an non-inverting output.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

### Features

- High Speed:  $t_{pd} = 11\text{ns(Typ.)}$  at  $V_{CC} = 5\text{V}$
- Low Power Dissipation:  $I_{CC} = 4\mu\text{A(Max.)}$  at  $T_a = 25^\circ\text{C}$
- High Noise Immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance:  $|I_{OH}| = I_{OL} = 6\text{mA}(\text{Min.})$
- Balanced Propagation Delays:  $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range:  $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS373



Pin Assignment


Truth Table

Inputs			Outputs
$\overline{OE}$	LE	D	Q(HC373A)
H	X	X	Z
L	L	X	$Q_n$
L	H	L	L
L	H	H	H


X: Don't Care

Z: High Impedance

$Q_n$  ( $\overline{Q}_n$ ): Q (Q) Outputs are latched at the time when the LE input is taken to a low logic level.



**TC74HC373A**



## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	$V_{CC}$	-0.5 ~ 7	V
DC Input Voltage	$V_{IN}$	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	$V_{OUT}$	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	$I_{IK}$	±20	mA
Output Diode Current	$I_{OK}$	±20	mA
DC Output Current	$I_{OUT}$	±35	mA
DC $V_{CC}$ /Ground Current	$I_{CC}$	±75	mA
Power Dissipation	$P_D$	500(DIP)*/180(MFP)	mW
Storage Temperature	$T_{stg}$	-65 ~ 150	°C
Lead Temperature 10sec	$T_L$	300	°C

\*500mW in the range of  $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$ . From  $T_a = 65^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  a derating factor of  $-10\text{mW}/^{\circ}\text{C}$  shall be applied until 300mW.

## Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	2 ~ 6	V
Input Voltage	$V_{IN}$	0 ~ $V_{CC}$	V
Output Voltage	$V_{OUT}$	0 ~ $V_{CC}$	V
Operating Temperature	$T_{opr}$	-40 ~ 85	°C
Input Rise and Fall Time	$t_r, t_f$	0 ~ 1000( $V_{CC} = 2.0\text{V}$ ) 0 ~ 500( $V_{CC} = 4.5\text{V}$ ) 0 ~ 400( $V_{CC} = 6.0\text{V}$ )	ns

## DC Electrical Characteristics

Parameter	Symbol	Test Condition	$T_a = 25^{\circ}\text{C}$			$T_a = -40 \sim 85^{\circ}\text{C}$		Unit				
			$V_{CC}$	Min.	Typ.	Max.	Min.		Max.			
High-Level Input Voltage	$V_{IH}$	-	2.0	1.5	-	-	1.5	-	V			
			4.5	3.15	-	-	3.15	-				
			6.0	4.2	-	-	4.2	-				
Low-Level Input Voltage	$V_{IL}$	-	2.0	-	-	0.5	-	0.5	V			
			4.5	-	-	1.35	-	1.35				
			6.0	-	-	1.8	-	1.8				
High-Level Output Voltage	$V_{OH}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OH} = -20\mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V			
			4.5	4.4	4.5	-	4.4	-				
			6.0	5.9	6.0	-	5.9	-				
Low-Level Output Voltage	$V_{OL}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $I_{OL} = 20\mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V			
			4.5	-	0.0	0.1	-	0.1				
			6.0	-	0.0	0.1	-	0.1				
3-State Output Off-State Current	$I_{OZ}$	$V_{IN} = V_{IH}$ or $V_{IL}$ $V_{OUT} = V_{CC}$ or GND	6.0	-	-	±0.5	-	±5.0	μA			
			Input Leakage Current	$I_{IN}$	$V_{IN} = V_{CC}$ or GND	6.0	-	-		±0.1	-	±1.0
			Quiescent Supply Current	$I_{CC}$	$V_{IN} = V_{CC}$ or GND	-	-	-		4.0	-	40.0

Timing Requirements (Input  $t_r = t_f = 6ns$ )

Parameter	Symbol	Test Condition	Ta = 25°C		Ta = -40 ~ 85°C	Unit
			V <sub>CC</sub>	Typ.	Limit	
Minimum Pulse Width (LE)	$t_{WH}$	-	2.0	-	75	ns
			4.5	-	15	
			6.0	-	13	
Minimum Setup Time (Data)	$t_s$	-	2.0	-	50	ns
			4.5	-	10	
			6.0	-	9	
Minimum Hold Time (Data)	$t_h$	-	2.0	-	5	ns
			4.5	-	5	
			6.0	-	5	

AC Electrical Characteristics (Input  $t_r = t_f = 6ns$ )

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40 ~ 85°C		Unit		
			CL	V <sub>CC</sub>	Min.	Typ.	Max.		Min.	Max.
Output Transition Time	$t_{TLH}$ $t_{THL}$	-	50	2.0	-	20	60	-	75	ns
				4.5	-	6	12	-	15	
				6.0	-	5	10	-	13	
Propagation Delay Time (LE-Q, $\bar{Q}$ )	$t_{PLH}$	-	50	2.0	-	42	125	-	155	ns
				4.5	-	14	25	-	31	
				6.0	-	12	21	-	26	
	$t_{PHL}$		150	2.0	-	57	175	-	220	
				4.5	-	19	35	-	44	
				6.0	-	16	30	-	37	
Propagation Delay Time (D-Q, $\bar{Q}$ )	$t_{PLH}$	-	50	2.0	-	42	125	-	155	ns
				4.5	-	14	25	-	31	
				6.0	-	12	21	-	26	
	$t_{PHL}$		150	2.0	-	57	175	-	220	
				4.5	-	19	35	-	44	
				6.0	-	16	30	-	37	
Output Enable time	$t_{pZL}$	$R_L = 1K\Omega$	50	2.0	-	39	125	-	155	ns
				4.5	-	13	25	-	31	
				6.0	-	11	21	-	26	
	$t_{pZL}$		150	2.0	-	54	175	-	220	
				4.5	-	18	35	-	44	
				6.0	-	15	30	-	37	
Output Disable time	$t_{pLZ}$ $t_{pHZ}$	$R_L = 1K\Omega$	50	2.0	-	30	125	-	155	ns
				4.5	-	14	25	-	31	
				6.0	-	13	21	-	26	
Input Capacitance	$C_{IN}$		-	-	5	10	-	10	pF	
Output Capacitance	$C_{OUT}$		-	-	10	-	-	-		
Power Dissipation Capacitance	$C_{PD(1)}$		-	-	38	-	-	-		

Note (1)  $C_{PD}$  is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per Latch})$$

And the total  $C_{PD}$  when n pcs. of Latch operate can be gained by the following equation:

$$C_{PD(\text{total})} = 22 + 16 \cdot n$$