
KS82C284

CLOCK GENERATOR AND READY INTERFACE FOR 80286 MICROPROCESSORS

FEATURES/BENEFITS

- Generates system clock for 80286 processors
- Uses crystal or TTL signal for frequency source
- Provides local READY and IEEE-796 (Multibus®)
 READY synchronization
- Generates system RESET output from Schmitt trigger input
- Single +5V power supply
- Low power CMOS
- Works with KS82C288 Bus Controller and KS82C289 Bus Arbiter
- 10, 12.5, and 16 MHz versions
- 20-lead PLCC or 18-pin plastic DIP

Figure 1. KS82C284 Block Diagram



DESCRIPTION

The KS82C284 clock generator/driver provides clock signals for 80286 processors and support components. It also supplies the READY signal to the CPU from either synchronous or asynchronous sources. The KS82C284 supplies synchronous RESET from an asynchronous input with hysteresis.

Figure 2a. KS82C284 PLCC Pin Diagram




Figure 2b. KS82C284 Plastic DIP Pin Diagram




Table 1: KS82C284 Interface Signal Descriptions

Symbol	Туре	Name and Function
CLK	0	System Clock: This signal is used by the processor and support devices (which must be synchronous with the processor). The frequency of the CLK output is twice the processor's desired internal clock frequency. CLK can drive both TTL- and MOS-level inputs.
F/C	1	Frequency/Crystal Select: This is a strapping option that selects the source for the CLK output. When F/C is strapped LOW, the internal crystal oscillator drives CLK. When F/C is strapped HIGH, EFI drives the CLK output.
X1, X2	l	Crystal in 1, Crystal in 2: A parallel resonant fundamental mode crystal is attached to these pins for the internal oscillator. When F/C is LOW, the internal oscillator will drive the CLK output at the crystal frequency. The crystal frequency must be twice the processor's desired internal clock frequency.
EFI	. 1	External Frequency In: This signal drives the CLK when the F/C input is strapped HIGH. The EFI input frequency must be twice the processor's desired internal clock frequency.
PCLK	0	Peripheral Clock: Provides a 50% duty-cycle clock with 1/2 the frequency of CLK. PCLK will be in phase with the internal processor clock following the first bus cycle after the processor has been reset.
ARDYEN	1	Asynchronous Ready Enable: Qualifies the Asynchronous Ready (ARDY) input. ARDYEN selects ARDY as the source of READY for the current bus cycle. Inputs to ARDYEN may be applied asynchronously to CLK. Setup and hold times must be observed in order to assure a guaranteed response to synchronous inputs.
ARDY	1	Asynchronous Ready: Used to terminate the current bus cycle. The ARDY input is qualified by ARDYEN. Input to ARDY may be applied asynchronously to CLK. Setup and hold times must be observed in order to assure a guaranteed response to synchronous outputs.
SRDYEN	1	Synchronous Ready Enable: Qualifies the Synchronous Ready (SRDY) input. SRDYEN selects SRDY as the source for READY to the CPU for the current bus cycle. Setup and hold times must be observed for proper operation.
SRDY	I	Synchronous Ready: Terminates the current bus cycle. The SRDY input is qualified by the SRDYEN input. Setup and hold times must be observed for proper operation.
READY	0	Ready: Signals that the current bus cycle is completed. The SRDY, SRDYEN, ARDY, ARDY, ARDYEN, S1, S0, and RES inputs control READY as explained in the READY generator section of this data sheet. READY is an open-drain output requiring an external pull-up resistor.
S0, S1	-	Status 0, Status 1: These signals prepare the KS82C284 for a subsequent bus cycle. So and S1 synchronize PCLK to the internal processor clock and control READY. These inputs have internal pull-up resistors to keep them HIGH if nothing is driving them. Setup and hold times must be observed for proper operation.
RESET	0	Reset: Derived from the RES input. RESET is used to force the system into an initial state. When RESET is active (HIGH), READY will be active (LOW).
RES	1	Reset In: Generates the system reset signal, RESET. Signals to RES may be applied asynchronously to CLK. A Schmitt trigger input is provided on RES so that an RC circuit can be used to provide a time delay. Setup and hold times must be observed to assure a guaranteed response to synchronous inputs.
V _{CC}	Ī	5V ± 5%.
GND	1	Ground.



KS82C284

FUNCTIONAL DESCRIPTION

Clock Generator

The CLK output provides the basic timing control for an 80286-based system. CLK has output characteristics sufficient to drive MOS devices. CLK is generated by either an internal crystal oscillator or an external source as selected by the F/\overline{C} strapping option. When F/\overline{C} is LOW, the crystal oscillator drives the CLK output. When F/\overline{C} is HIGH, the EFI drives the CLK output.

The KS82C284 provides a second clock output, PCLK, for peripheral devices. PCLK is CLK divided by two. PCLK has a duty cycle of 50% and MOS output drive characteristics. PCLK is normally synchronized to the internal processor clock.

After RESET, the PCLK signal may be out of phase with the internal processor clock. The S0 and S1 signals of the first bus cycle are used to synchronize PCLK to the internal processor clock. The phase of the PCLK output changes by extending its HIGH time beyond one system clock (see waveforms). PCLK is forced HIGH whenever either S0 or S1 have been active (LOW) for the two previous CLK cycles. PCLK continues to oscillate when both S0 and S1 are HIGH.

Since the phase of the internal processor clock will not change except during RESET, the phase of PCLK will not change except during the first bus cycle after RESET.

Oscillator

The KS82C284 incorporates a linear Pierce oscillator which requires an external parallel-resonant, fundamental mode, crystal. The output of the oscillator is internally buffered. The crystal frequency should be twice the required internal processor clock frequency. The crystal should have a typical load capacitance of 32pF.

X1 and X2 are the oscillator crystal connections. For stable operation of the oscillator, two loading capacitors are recommended, as shown in Table 2.

The sum of the board-capacitance and loading-capacitance should equal the values shown. Stray board capacitances (not including the effect of the loading capacitors or crystal capacitance) should be limited to less than 10pF between the X1 and X2 pins.

Decouple V_{CC} and GND as close to the KS82C284 as possible.

OPERATIONAL DESCRIPTION

CLK Termination

The CLK output has a very fast rise and fall time, so the CLK line be properly terminated at frequencies above 10MHz to avoid signal reflections and ringing. To terminate the CLK, insert a small resistor (typically $10\Omega-74\Omega)$ in series with the output, as shown in Figure 3. This type of termination is called series termination. The resistor value plus the circuit output impedance should be made equal to the impedance of the transmission line.

Figure 3. Series Termination




Table 2. KS82C284 Crystal Loading Capacitance Values

Crystal Frequency	C1 Capacitance X1	C2 Capacitance X2
1 to 8 MHz	60pF	40pF
8 to 20 MHz	25pF	15pF
Above 20 MHz	15pF	15pF


Note: Capacitance values must include stray board-capacitance.

Reset Operation

The reset logic provides the RESET output to force the system into a known, initial state. When the RES input is active (LOW), the RESET output goes active (HIGH). RES is synchronized internally at the falling edge of CLK before generating the RESET output (see waveforms). Synchronization of the RES input introduces a one- or two-CLK delay before affecting the RESET output.

On power-up, the system's V_{CC} and CLK are unstable. To prevent spurious activity, RES should be asserted until V_{CC} and CLK stabilize at their operating values. 80286 processors and support components also require their RESET inputs to be HIGH a minimum of 16 CLK cycles. An RC network, as shown in Figure 4, will keep RES LOW long enough to satisfy both the stability and CLK cycle requirements.

Figure 4. Typical RC RES Timing Circuit



An internal Schmitt trigger input with hysteresis on RES assures a single transition of RESET with an RC circuit on RES. The hysteresis separates the input voltage-level at which the circuit output switches from HIGH to LOW from the input voltage level at which the circuit output switches from LOW to HIGH. The RES HIGH-to-LOW input transition voltage is lower than the RES LOW-to-HIGH input transition voltage. As long as the slope of the RES input voltage remains in the same direction (increasing or decreasing) around the RES input transition voltage, the RESET output will make a single transition.

Ready Operation

The KS82C284 accepts two ready sources for the system READY signal which terminates the current bus cycle. Either a synchronous (SRDY) or an asynchronous ready (ARDY) source may be used. Each ready input has an enable (SRDYEN and ARDYEN) for selecting the

type of ready source required to terminate the current bus cycle. An address decoder would normally select one of the enable inputs.

READY is enabled (LOW) if either SRDY + SRDYEN = 0 or ARDY + ARDYEN = 0 when sampled by the KS82C284 READY generation logic. READY will remain active for at least two CLK cycles.

The READY output has an open-drain driver allowing other ready circuits to be wire OR'ed with it, as shown in Figure 5. The READY signal of an 80286 system requires an external pull-up resistor. To force the READY signal inactive (HIGH) at the start of a bus cycle, the READY output floats when either S0 or S1 are sampled LOW at the falling edge of CLK. Two system clock periods are allowed for the pull-up resistor to pull the READY signal to V_{IH}. When RESET is active, READY is forced active one CLK later (see waveforms).

Figure 5. Recommended Crystal and READY Connections




Figure 6 illustrates the operation of SRDY and SRDYEN. These inputs are sampled on the falling edge of CLK when S0 and S1 are inactive (HIGH) and PCLK is HIGH. READY is forced active when both SRDY and SRDYEN are sampled as LOW.

Figure 7 shows the operation of ARDY and ARDYEN. These inputs are sampled by an internal synchronizer at each falling edge of CLK. The output of the synchronizer is then sampled when PCLK is HIGH. If the synchronizer resolved both the ARDY and ARDYEN as active, the SRDY and SRDYEN inputs are ignored. Either ARDY or ARDYEN must be HIGH at the end of T_S (see Figure 7).

READY remains active until either S0 or S1 are sampled LOW, or the ready inputs are sampled as inactive.



Figure 6. Synchronous READY Operation





Figure 7. Asynchronous READY Operation



Absolute Maximum Ratings*

Temperature Under Bias 0°C to	+70°C
Storage Temperature65°C to	-150° C
All Output and Supply Voltages0.5V	to +7V
All Input Voltages1.0V to	+5.5V
Power Dissipation	1 Watt

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

DC Characteristics ($T_{CASE} = 0^{\circ}C$ to +85°C,* $V_{CC} = 5V \pm 5\%$)

Symbol	Parameter	Condition	Min	Max	Units
V _{IL}	Input LOW Voltage			8.0	ν
V _{IH}	Input HIGH Voltage		2.0		V
V _{IHR}	RES and EFI Input HIGH Voltage		2.6		٧
V _{HYS}	RES Input Hysteresis		0.25		٧
V _{OL}	RESET, PCLK Output LOW Voltage	I _{OL} = 5 mA		0.45	٧
V -	RESET, PCLK Output HIGH Voltage	I _{OH} = -1 mA	2.4		٧
V _{OH}	hesel, Fock Output high voltage	I _{OH} = -0.2 mA	V _{CC} -0.5		٧
V _{OLR}	READY, Output LOW Voltage	I _{OL} = 9 mA		0.45	V
V _{OLC}	CLK Output LOW Voltage	I _{OL} = 5 mA		0.45	٧
V _{OHC}	CLK Output HIGH Voltage	I _{OH} = -800 μA	4.0		٧
l _{IL}	Input Sustaining Current on S0 and S1 Pins	V _{IN} = 0V	30	500	μΑ
ILI	Input Leakage Current	$0 \leq V_{IN} \leq V_{CC}^{(1)}$		±10	μA
Icc	Power Supply Current	at 32 MHz Output CLK Frequency		75	mA
Cı	Input Capacitance	F _C = 1 MHz		10	pF

^{*}TA is guaranteed from 0°C to +70°C as long as TCASE is not exceeded.

Note



^{1.} Status lines S0 and S1 excluded because they have internal pull-up resistors.



AC CHARACTERISTICS (V_{CC} = 5V \pm 5%, T_{CASE} = 0°C to +85°C*)

Timing are referenced to 0.8V and 2.0V points of signals as illustrated in the datasheet waveforms, unless otherwise noted.

82C284 AC Timing Parameters

	84 AC Timing Param				40.0 1844-		12.5 MHz		16.0 MHz		
			8.0 MHz		10.0 MHz		Preliminary		Preliminary		
No.	Parameter	Test Conditions	Min	Max	Min	Max	Min	Max	Min	Max	Units
1	EFI to CLK Delay	At 1.5V ⁽¹⁾		25		25		25		25	ns
2	EFI LOW Time	At 1.5V ^(1, 7)	28		22.5		13		10		ns
3	EFI HIGH Time	At 1.5V ^(1, 7)	28		22.5		22		17		ns
4	CLK Period		62	500	50	500	40	500	62	500	ns
5	CLK LOW Time	At 1.0V ^{11, 2, 7, 8, 9, 10,}	15		12		11		9		ns
6	CLK HIGH Time	At 3.6V ^(1, 2, 7, 8, 9, 10)	25		16		13		10		ns
7	CLK Rise Time	1.0V to 3.6V ^(1, 2, 10, 11)		10		8		8		6	ns
8	CLK Fall Time	3.6V to 1.0V ^(1, 9, 10, 11)		10		8		8		6	ns
9	Status Setup Time	(Note 1)	22		_						ns
9a	Status Setup Time for Status Going Active	(Note 1)	-		20		22		18		ns
9b	Status Setup Time for Status Going Inactive	(Note 1)	_		20		18		14		ns
10	Status Hold Time	(Note 1)	1		1		3		3	<u> </u>	ns
11	SRDY or SRDYEN Setup Time	(Note 1)	17		15		15		12		ns
12	SRDY or SRDYEN Hold Time	(Notes 1, 11)	0		0		0		0		ns
13	ARDY or ARDYEN Setup Time	(Notes 1, 3)	0		0		0		0		ns
14	ARDY or ARDYEN Hold Time	(Notes 1, 3)	30		30		25		20		ns
15	RES Setup Time	(Notes 1, 3)	20		20		18		15	L	ns
16	RES Hold Time	(Notes 1, 3)	10		10		8		6		ns
17	READY Inactive Delay	At 0.8V ¹⁴¹	5		5		5		5	ļ	ns
18	READY Active Delay	At 0.8V ⁽⁴⁾	0	24	0	24	0	18	0	15	ns
19	PCLK Delay	(Note 5)	0	45	0	35	0	23	0	18	ns
20	RESET Delay	(Note 5)	5	34	5	27	3	22	3	17	n:
21	PCLK LOW Time	(Notes 5, 6)	t4-20		t4-20		t4-20		t4-20	<u> </u>	n
22	PCLK HIGH Time	(Notes 5, 6)	t4-20		t4-20		t4-20		t4-20	<u></u>	n:

 $^{{}^{\}star}T_{A}$ is guaranteed from $0{}^{\circ}C$ to $70{}^{\circ}C$ as long as T_{CASE} is not exceeded.

Notes:



^{1.} CLK loading: $C_L = 100$ pF. The 82C284's X_1 and X_2 inputs are designed primarily for parallel-resonant crystals. Serial-resonant crystals may also be used, however, they may oscillate up to 0.01% faster than their nominal frequencies when used with the 82C284. For either type of crystal, capacitive loading should be as specified by Table 2.

Notes:


- 2. With the internal crystal oscillator using recommended crystal and capacitive loading; or with the EFI input meeting specifications 12 and 13. The recommended crystal loading for CLK frequencies of 8 MHz-20 MHz are 25 pF from pin X₁ to ground, and 15 pF from pin X₂ to ground, for CLK frequencies above 20 MHz 15 pF from pin X₁ to ground, and 15 pF from pin X₂ to ground. These recommended values are ±5 pF and include all stray capacitance. Decouple V_{CC} and GND as close to the 82C284 as possible.
- 3. This is an asynchronous input. This specification is given for testing purposes only, to assure recognition at specific CLK edge.
- 4. Pull-up resistor values for READY pin:

CPU Frequency	8 MHz	10 MHz	12.5 MHz	16.0 MHz
Resistor	910Ω	700Ω	600Ω	560Ω
C _L	150 pF	150 pF	150 pF	150 pF
I _{OL}	7 mA	7 mA	9 mA	9 mA


- 5. PCLK and RESET loading: CL = 75 pF
- 6. t4 refers to any allowable CLK period.
- 7. When driving the 82C284 with EFI, provide minimum EFI HIGH and LOW times as follows:

CLK Output Frequency	16 MHz	16 MHz 20 MHz		32 MHz	
Min. Required EFI HIGH Time	28 ns	22.5 ns	22 ns	20 ns	
Min. Required EFI LOW Time	28 ns	22.5 ns	13 ns	10 ns	


Reset Drive EFI Drive and Measurement Points




CLK Output Measurement Points



F/C Drive Points



AC Setup, Hold and Delay Time Measurement — General




Note 12



KS82C284


AC Test Loading on Outputs




Note 13

WAVEFORMS

CLK as a Function of EFI




RESET and READY Timing as a Function of RES with S1, S0, ARDY + ARDYEN, and SRDY + SRDYEN High





WAVEFORMS (Continued)

READY and PCLK Timing with RES High




Matas.

- 1. This is an asynchronous input. The setup and hold times shown are required to guarantee the response shown.
- 2. If SRDY + SRDYEN or ARDY + ARDYEN are active before and/or during the first bus cycle after RESET, READY may not be deasserted until the falling edge of \$\phi 2\$ of \$T_S\$.






PACKAGE DIMENSIONS



ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Product Group.

