

# M5M4V18160BTP-6,-7,-6S,-7S

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

## DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.


## FEATURES

Type name	RAS access time (max.na)	CAS access time (max.na)	Address access time (max.na)	OE access time (max.na)	Cycle time (min.na)	Power dissipation (tp.mW)
M5M4V18160BTP-6, -6S	60	15	30	15	110	450
M5M4V18160BTP-7, -7S	70	20	35	20	130	390

- Standard 50pin TSOP
- Single 3.3V ± 0.3V supply
- Low stand-by power dissipation  
1.8mW (Max) ..... CMOS Input level
- Low operating power dissipation  
M5M4V18160BTP -6, -6S ..... 620.0mW (Max)  
M5M4V18160BTP-7, -7S ..... 540.0mW (Max)
- Fast-page mode, Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A<sub>0</sub> ~A<sub>9</sub>)

## APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT



MITSUBISHI LSI  
**M5M4V18160BTP-6,-7,-6S,-7S**

**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**FUNCTION**

The M5M4V18160BTP provide, in addition to normal read, write, e.g., fast page mode, RAS-only refresh, and delayed-write. The and read-modify-write operations, a number of other functions, input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Lower Byte Hidden refresh	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper Byte Hidden refresh	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Stand-by	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



MITSUBISHI LSIs  
**M5M4V18160BTP-6,-7,-6S,-7S**

FAST PAGE MODE 16777216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to V <sub>ss</sub>	-0.5~4.8	V
V <sub>i</sub>	Input voltage		-0.5~4.6	V
V <sub>o</sub>	Output voltage		-0.5~4.6	V
I <sub>o</sub>	Output current		50	mA
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg</sub>	Storage temperature		-65 ~ 150	°C

**RECOMMENDED OPERATING CONDITIONS** (T<sub>a</sub>=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V <sub>cc</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>ss</sub>	Supply voltage	0	0	0	V
V <sub>IH</sub>	High-level input voltage, all inputs	2.0		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1: All voltage values are with respect to V<sub>ss</sub>.

**ELECTRICAL CHARACTERISTICS** (T<sub>a</sub>=0~70°C, V<sub>cc</sub>=3.3V ± 0.3V, V<sub>ss</sub>=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> =-2.0mA	2.4		V <sub>cc</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> =2.0mA	0		0.4	V
I <sub>oz</sub>	Off-state output current	Q floating, 0V ≤ V <sub>out</sub> ≤ 3.3V	-10		10	μA
I <sub>i</sub>	Input current	0V ≤ V <sub>in</sub> ≤ V <sub>cc</sub> -0.3V, Other inputs pins=0V	-10		10	μA
I <sub>cc1</sub> (AV)	Average supply current from V <sub>cc</sub> operating (Note 3,4,5)	M5M4V18160B-6,-6S	RAS, CAS cycling trc=twc=min. output open		170	mA
		M5M4V18160B-7,-7S			150	
I <sub>cc2</sub>	Supply current from V <sub>cc</sub> , stand-by (Note 6)	M5M4V18160B-6,-7	RAS = CAS = V <sub>IH</sub> , output open		2	mA
		M5M4V18160B-6S,-7S	RAS = CAS ≥ V <sub>cc</sub> -0.2V, output open		0.5	
I <sub>cc3</sub> (AV)	Average supply current from V <sub>cc</sub> refreshing (Note 3,5)	M5M4V18160B-6,-6S	RAS cycling, CAS = V <sub>IH</sub> trc=min. output open		170	mA
		M5M4V18160B-7,-7S			150	
I <sub>cc4</sub> (AV)	Average supply current from V <sub>cc</sub> Fast-Page-Mode (Note 3,4,5)	M5M4V18160B-6,-6S	RAS = V <sub>IL</sub> , CAS cycling trc=min. output open		85	mA
		M5M4V18160B-7,-7S			75	
I <sub>cc6</sub> (AV)	Average supply current from V <sub>cc</sub> CAS before RAS refresh mode (Note 3)	M5M4V18160B-6,-6S	CAS before RAS refresh cycling trc=min. output open		170	mA
		M5M4V18160B-7,-7S			150	

- Note 2: Current flowing into an IC is positive, out is negative.  
 3: I<sub>cc1</sub>(AV), I<sub>cc3</sub>(AV) and I<sub>cc4</sub>(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.  
 4: I<sub>cc1</sub>(AV) and I<sub>cc4</sub>(AV) are dependent on output loading. Specified values are obtained with the output open.  
 5: Column Address can be changed once or less while RAS=V<sub>IL</sub> and LCAS/UCAS=V<sub>IH</sub>.

**CAPACITANCE** (T<sub>a</sub>=0~70°C, V<sub>cc</sub>=3.3V ± 0.3V, V<sub>ss</sub>=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i(A)</sub>	Input capacitance, address inputs	V <sub>i</sub> =V <sub>ss</sub> f=1MHz V <sub>i</sub> =25mV <sub>rms</sub>			5	pF
C <sub>i(OE)</sub>	Input capacitance, OE input				7	pF
C <sub>i(W)</sub>	Input capacitance, W input				7	pF
C <sub>i(RAS)</sub>	Input capacitance, RAS input				7	pF
C <sub>i(CAS)</sub>	Input capacitance, CAS input				7	pF
C <sub>i/o</sub>	Input/Output capacitance, data ports				8	pF



MITSUBISHI LSI  
M5M4V18160BTP-6,-7,-6S,-7S

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6,-6S		M5M4V18160B-7,-7S		
		Min	Max	Min	Max	
tCAC	Access time from CAS (Note7,8)		15		20	ns
tRAC	Access time from RAS (Note7,9)		60		70	ns
tAA	Column address access time (Note 7,10)		30		35	ns
tCPA	Access time from CAS precharge (Note 7,11)		35		40	ns
tOEA	Access time from OE (Note 7)		15		20	ns
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		ns
tOFF	Output disable time after CAS high (Note 12)	0	15	0	15	ns
tOEZ	Output disable time after OE high (Note 12)	0	15	0	15	ns

- Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh). Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 16.4 ms) of RAS inactivity before proper device operation is achieved.
- 7: Measured with a load circuit equivalent to 100pF, VOH=2.4V(IOH=-2mA) and VOL=0.4V(IOL=2mA). The reference levels for measuring of output signals are 2.0V(VOH) and 0.8V(VOL)
- 8: Assumes that  $t_{RCO} \geq t_{RCO(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 9: Assumes that  $t_{RCO} \leq t_{RCO(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCO}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCO}$  exceeds the value shown.
- 10: Assumes that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .
- 11: Assumes that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .
- 12: tOFF(max) and tOEZ(max) defines the time at which the output achieves the high impedance state ( $I_{OUT} \leq |\pm 10 \mu A|$ ) and is not reference to VOH(min) or VOL(max).

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~ 70°C, Vcc=3.3V ± 0.3V, Vss=0V, unless otherwise noted, see notes 13,14)

Symbol	Parameter		Limits				Unit
			M5M4V18160B-6,-6S		M5M4V18160B-7,-7S		
			Min	Max	Min	Max	
tREF	Refresh cycle time	-6, -7		16.4		16.4	ms
tREF	Refresh cycle time	-6S, -7S		128		128	ms
tRP	RAS high pulse width		40		50		ns
tRCD	Delay time, RAS low to CAS low (Note15)		20	45	20	50	ns
tCRP	Delay time, CAS high to RAS low		10		10		ns
tRPC	Delay time, RAS high to CAS low		0		0		ns
tCPN	CAS high pulse width		10		10		ns
tRAD	Column address delay time from RAS low (Note16)		15	30	15	35	ns
tASR	Row address setup time before RAS low		0		0		ns
tASC	Column address setup time before CAS low (Note17)		0	10	0	10	ns
tRAH	Row address hold time after RAS low		10		10		ns
tCAH	Column address hold time after CAS low		15		15		ns
tDZC	Delay time, data to CAS low (Note18)		0		0		ns
tDZO	Delay time, data to OE low (Note18)		0		0		ns
tCDD	Delay time, CAS high to data (Note19)		15		15		ns
tOOD	Delay time, OE high to data (Note19)		15		15		ns
tT	Transition time (Note20)		1	50	1	50	ns

- Note 13: The timing requirements are assumed  $t_T = 5ns$ .
- 14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.
- 15: tRCO(max) is specified as a reference point only. If tRCO is less than tRCO(max), access time is tRAC. If tRCO is greater than tRCO(max), access time is controlled exclusively by tCAC or tAA. tRCO(min) is specified as  $t_{RCO(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$ .
- 16: tRAD(max) is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ , access time is controlled exclusively by tAA.
- 17: tASC(max) is specified as a reference point only. If  $t_{RCO} \geq t_{RCO(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ , access time is controlled exclusively by tCAC.
- 18: Either tDZC or tDZO must be satisfied.
- 19: Either tCDD or tOOD must be satisfied.
- 20: It is measured between VIH(min) and VIL(max).

**M5M4V18160BTP-6,-7,-6S,-7S**

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**Read and Refresh Cycles**

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6,-6S		M5M4V18160B-7,-7S		
		Min	Max	Min	Max	
tRC	Read cycle time	110		130		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	60	10000	70	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	15	10000	20	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	60		70		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	15		20		ns
tRCS	Read Setup time before $\overline{\text{CAS}}$ low	0		0		ns
tRCH	Read hold time after $\overline{\text{CAS}}$ high (Note 21)	0		0		ns
tRRH	Read hold time after $\overline{\text{RAS}}$ high (Note 21)	10		10		ns
tRAL	Column address to $\overline{\text{RAS}}$ hold time	30		35		ns
tOCH	$\overline{\text{CAS}}$ hold time after $\overline{\text{OE}}$ low	15		20		ns
tORH	$\overline{\text{RAS}}$ hold time after $\overline{\text{OE}}$ low	15		20		ns

Note 21: Either tRCH or tRRH must be satisfied for a read cycle.

**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6,-6S		M5M4V18160B-7,-7S		
		Min	Max	Min	Max	
tWC	Write cycle time	110		130		ns
tRAS	$\overline{\text{RAS}}$ low pulse width	60	10000	70	10000	ns
tCAS	$\overline{\text{CAS}}$ low pulse width	15	10000	20	10000	ns
tCSH	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	60		70		ns
tRSH	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	15		20		ns
twCS	Write setup time before $\overline{\text{CAS}}$ low (Note 23)	0		0		ns
twCH	Write hold time after $\overline{\text{CAS}}$ low	10		10		ns
twWL	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
trWL	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
tWP	Write pulse width	10		10		ns
tDS	Data setup time before $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	0		0		ns
tDH	Data hold time after $\overline{\text{CAS}}$ low or $\overline{\text{W}}$ low	10		15		ns
tOEH	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	15		20		ns

**Read-Write and Read-Modify-Write Cycles**

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6-.6S		M5M4V18160B-7-.7S		
		Min	Max	Min	Max	
t <sub>RWC</sub>	Read write/read modify write cycle time (Note22)	155		180		ns
t <sub>RAS</sub>	$\overline{\text{RAS}}$ low pulse width	105	10000	120	10000	ns
t <sub>CAS</sub>	$\overline{\text{CAS}}$ low pulse width	60	10000	70	10000	ns
t <sub>CSH</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	105		120		ns
t <sub>RSH</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ low	60		70		ns
t <sub>RCS</sub>	Read setup time before $\overline{\text{CAS}}$ low	0		0		ns
t <sub>CWD</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (Note23)	40		45		ns
t <sub>RWD</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (Note23)	85		95		ns
t <sub>AWD</sub>	Delay time, address to $\overline{\text{W}}$ low (Note23)	55		60		ns
t <sub>CWL</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
t <sub>RWL</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{W}}$ low	15		20		ns
t <sub>WP</sub>	Write pulse width	10		10		ns
t <sub>DS</sub>	Data setup time before $\overline{\text{W}}$ low	0		0		ns
t <sub>DH</sub>	Data hold time after $\overline{\text{W}}$ low	10		15		ns
t <sub>OEH</sub>	$\overline{\text{OE}}$ hold time after $\overline{\text{W}}$ low	15		15		ns

Note 22: t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub>=t<sub>RAC(max)</sub>+t<sub>ODD(min)</sub>+t<sub>RWL(min)</sub>+t<sub>RP(min)</sub>+5t<sub>t</sub>.

23: t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub> and t<sub>AWD</sub> and t<sub>CPWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub> the cycle is an early write cycle and the DQpins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub>, t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub> and t<sub>CPWD</sub> ≥ t<sub>CPWD(min)</sub> (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until  $\overline{\text{CAS}}$  or  $\overline{\text{OE}}$  goes back to V<sub>ih</sub>) is indeterminate.

**Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)**

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6-.6S		M5M4V18160B-7-.7S		
		Min	Max	Min	Max	
t <sub>PC</sub>	Fast page mode read/write cycle time	40		45		ns
t <sub>PRWC</sub>	Fast page mode read write/read modify write cycle time	85		95		ns
t <sub>RAS</sub>	$\overline{\text{RAS}}$ low pulse width for read write cycle (Note25)	100	125000	115	125000	ns
t <sub>CP</sub>	$\overline{\text{CAS}}$ high pulse width (Note26)	10	15	10	15	ns
t <sub>CPRH</sub>	$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$ precharge	35		40		ns
t <sub>CPWD</sub>	Delay time, $\overline{\text{CAS}}$ precharge to $\overline{\text{W}}$ low (Note23)	60		65		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: t<sub>RAS(min)</sub> is specified as two cycles of  $\overline{\text{CAS}}$  input are performed.


26: t<sub>CP(max)</sub> is specified as a reference point only.




**$\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  Refresh Cycle (Note 27)**

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6-.6S		M5M4V18160B-7-.7S		
		Min	Max	Min	Max	
t <sub>CSR</sub>	$\overline{\text{CAS}}$ setup time before $\overline{\text{RAS}}$ low	10		10		ns
t <sub>CHR</sub>	$\overline{\text{CAS}}$ hold time after $\overline{\text{RAS}}$ low	10		15		ns


Note 27: Eight or more  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycles instead of eight  $\overline{\text{RAS}}$  cycles are necessary for proper operation of  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode.

**Timing Diagrams ( Note 28 )**  
**Read Cycle**




- Note 28
-  Indicates the don't care input.  
 $V_{IH}(\min.) \leq V_{IN} \leq V_{IH}(\max.)$  or  $V_{IL}(\min.) \leq V_{IN} \leq V_{IL}(\max.)$
  -  Indicates the invalid output.
  -  Indicates the skew of the two inputs.

**Upper / (Lower) Byte Read Cycle**






**Write Cycle ( Early write )**




**Upper/(Lower) Byte Write Cycle ( Early write )**




**M5M4V18160BTP-6,-7,-6S,-7S**

**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**Write Cycle ( Delayed write )**




Upper/(Lower) Byte Write Cycle ( Delayed write )




Read-Write, Read-Modify-Write Cycle



**Read-Upper/(Lower) Write, Read-Modify-Upper/(Lower) Write Cycle**




**RAS-only Refresh Cycle**



MITSUBISHI LSI  
**M5M4V18160BTP-6,-7,-6S,-7S**

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**CAS before RAS Refresh Cycle**







MITSUBISHI LSI's  
**M5M4V18160BTP-6,-7,-6S,-7S**

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

Upper/(Lower) CAS before RAS Refresh Cycle




**Hidden Refresh Cycle (Read) (Note 29)**




Note 29: Early write, delayed write, read write or read modify write cycle is applicable as well as read cycle. Timing requirements and output state are the same as that of each cycle shown above.


**Upper/(Lower) Hidden Refresh Cycle (Byte Read) (Note 29)**



**Fast Page Mode Read Cycle**




Upper/(Lower) Fast Page Mode Read Cycle



MITSUBISHI LSI's  
**M5M4V18160BTP-6,-7,-6S,-7S**

FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM


**Fast Page Mode Write Cycle ( Early Write )**



MITSUBISHI LSIs  
**M5M4V18160BTP-6,-7,-6S,-7S**

**FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM**


**Fast Page Mode Upper/(Lower) Byte Write Cycle ( Early Write )**



MITSUBISHI LSI  
**M5M4V18160BTP-6,-7,-6S,-7S**


FAST PAGE MODE 1677216-BIT ( 1048576-WORD BY 16-BIT ) DYNAMIC RAM

**Fast Page Mode Write Cycle ( Delayed Write )**







**Fast Page Mode Upper / (Lower) Byte Write ( Delayed Write )**



**Fast Page Mode Read-Write, Read-Modify-Write Cycle**



**Fast Page Mode Read-Upper/(Lower) Write, Read-Modify-Upper/(Lower) Write Cycle**



### SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -6S / -7S . The other characteristics and requirements than the below are same as normal devices.

### ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I <sub>CCS</sub>	Supply current from V <sub>CC</sub> Extended refresh cycle	M5M4V18160B -6S,-7S  RAS cycling CAS ≤ 0.2V or CAS before RAS refresh cycling W ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V OE ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V A0~A9 ≤ 0.2V or ≥ V <sub>CC</sub> - 0.2V DQ = open I <sub>REF</sub> = 128ms IRAS = tRAS min ~ 1μs			300	μA
I <sub>CC9</sub> (AV)	Average supply current from V <sub>CC</sub> Self - Refresh cycle	M5M4V18160B -6S,-7S  RAS = CAS ≤ 0.2V			200	μA


### TIMING REQUIREMENTS (Ta=0~70°C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits				Unit
		M5M4V18160B-6S		M5M4V18160B-7S		
		Min	Max	Min	Max	
t <sub>RAS</sub>	Self Refresh RAS low pulse width	100		100		μs
t <sub>RPS</sub>	Self Refresh RAS high precharge time	90		110		ns
t <sub>CHS</sub>	Self Refresh RAS hold time	- 50		- 50		ns

### SELF REFRESH ENTRY & EXIT CONDITIONS


- (1) In case of distributed refresh

The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh , on the condition of t<sub>NS</sub> ≤ 16.4 ms and t<sub>SN</sub> ≤ 16.4 ms.




- (2) In case of burst refresh

The last / first full refresh cycles (1K) must be made within t<sub>NS</sub> / t<sub>SN</sub> before / after self refresh , on the condition of t<sub>NS</sub> + t<sub>SN</sub> ≤ 16.4 ms.



**Self Refresh Cycle**



Upper/(Lower) Self Refresh Cycle\*

