SMKS886A - APRIL 1995 - REVISED JUNE 1995

- Organization . . . 1048576 × 16
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	EDO
	TRAC	tCAC	taa	CYCLE
	MAX	MAX	MAX	MIN
'4xx169/P-60	60 ns	15 ns	30 ns	25 ns
'4xx169/P-70		18 ns	35 ns	30 ns
'4xx169/P-80		20 ns	40 ns	35 ns

- Extended Data Out (EDO) Operation
- xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx169P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount (SOJ) Package and 44/50-Lead (DGE Suffix) Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- **Texas Instrument Enhanced Performance** Implanted CMOS (EPIC™) Process

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS416169	5 V	_	4096 in 64 ms
TMS416169P	5 V	Yes	4096 in 128 ms
TMS418169	5 V	l –	1024 in 16 ms
TMS418169P	5 V	Yes	1024 in 128 ms
TMS426169	3.3 V		4096 in 64 ms
TMS426169P	3.3 V	Yes	4096 in 128 ms
TMS428169	3.3 V	_	1024 in 16 ms
TMS428169P	3.3 V	Yes	1024 in 128 ms

description

The TMS4xx169 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS4xx169P series is a similar set of high-speed, low-power, self-refresh, 16777216-bit DRAMs organized as 1048576

DGE PACKAGE DZ PACKAGE (TOP VIEW) (TOP VIEW) 50 🛮 VSS Vcc [42 Vss Vcc L 49 DQ15 41 DQ15 DQ0 [2 DQ0 1 2 DQ1 13 DQ14 أامه DQ1 []3 40 DQ14 47 DQ13 39 N DQ13 DQ2 | 14 DQ2 [] 4 46 DQ12 DQ3 🛮 5 38 DQ12 DO3 [45 $0 V_{SS}$ 37 VSS V_{CC} [] 6 Vcc L 44 DQ11 DQ4 [] 7 DQ4 [7 36 DQ11 43 DQ10 DQ5 [] 8 35 DQ10 DQ5 42 DQ9 34 DQ9 DQ6 | 9 Пара 41 DQ8 DQ7 [] 10 33 DQ8 рот П 10 40 NC 32 NC NC 11 NC [11 LCAS NC **112** 31 N 30 TUCAS W N 13 29 DE RAS 14 36 NC NC 15 28 T A9 A11† 🛮 15 35 LCAS NC [16 A10[†] 🛮 16 27 T A8 34 UCAS 26 A A 7 $\overline{\mathsf{w}}$ 17 A0 [] 17 33 | OE RAS 1 18 18 25 A6 А1 П 32 A9 A11[†] [] 19 24 T A5 A2 🛛 19 A10† [20 31 A8 23 🛮 A4 A3 [] 20 30 A7 22 VSS A0 [] 21 21 Vcc L 29 ∏ A6 22 A1 🛭 28 A A 5 23 A2 [24 27 A4 A3 [] 26 [] V_{SS} 25 Vcc

† A10 and A11 are NC for TMS4x8169 and TMS4x8169P.

P	IN NOMENCLATURE
A0-A11 DQ0-DQ15 LCAS UCAS NC OE RAS VCC VSS W	Address inputs Data In/Data Out Lower Column-Address Strobe Upper Column-Address Strobe No Internal Connection Output Enable Row-Address Strobe 5-V or 3.3-V Supply [‡] Ground Write Enable

[‡] See Available Options Table.

words of 16 bits each. Both sets employ state-of-the-art EPIC™ technology for high performance, reliability, and low power at low cost.

These devices feature maximum RAS access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4xx169 and TMS4xx169P are offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix) and a 42-lead plastic surface-mount SOJ (DZ suffix) package. These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas instruments incorporated.

Copyright © 1995, Texas Instruments Incorporated



logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
The pin numbers shown correspond to the DZ package.

[‡]A10 and A11 are NC for TMS4x8169 and TMS4x8169P.




functional block diagram (TMS4x6169/P)



(a) TMS4x6169, TMS4x6169P

functional block diagram (TMS4x8169/P)



(b) TMS4x8169, TMS4x8169P

SMKS886A - APRIL 1995 - REVISED JUNE 1995

operation

dual CAS

Two CAS pins (LCAS and UCAS) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with LCAS corresponding to DQ0-DQ7 and UCAS corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first xCAS falling edge. Each xCAS going low enables its corresponding DQx pin with data associated with the column address latched on the first falling xCAS edge. All address setup and hold parameters are referenced to the first falling xCAS edge. The delay time from xCAS low to valid data out (see parameter t_{CAC}) is measured from each individual xCAS to its corresponding DQx pin.

In order to latch in a new column address, both \overline{xCAS} pins must be brought high. The column-precharge time (see parameter top) is measured from the last xCAS rising edge to the first xCAS falling edge of the new cycle. Keeping a column address valid while toggling xCAS requires a minimum setup time, toloh. During toloh, at least one xCAS must be brought low before the other xCAS is taken high.

For early-write cycles, the data is latched on the first xCAS falling edge. Only the DQs that have the corresponding xCAS low are written into. Each xCAS must meet t_{CAS} minimum in order to ensure writing Into the storage cell. To latch a new address and new data, all xCAS pins must be high and meet top.

extended data out

Extended data out (EDO) allows for data output rates of up to 40 MHz for 60-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by trace, the maximum RAS low time.

EDO does not enter the DQs into the high-impedance state with the rising edge of xCAS. The output remains valid for the system to latch the data. After XCAS goes high, the DRAM is decoding the next address. OE and \overline{W} can be used to control the output impedance. Descriptions of $\overline{\sf OE}$ and \overline{W} further explain EDO operation

address: A0-A11 (TMS4x6169, TMS4x6169P) and A0-A9 (TMS4x8169, TMS4x8169P)

Twenty address bits are required to decode a single one of the 1048576 storage cell locations. For the TMS4x6169 and TMS4x6169P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by RAS. Eight column-address bits are set up on A0 through A7 and latched on the chip by the first xCAS. For the TMS4x8169 and TMS4x8169P, 10 row-address bits are set up on A0-A9 and latched on the chip by RAS. Ten column-address bits are set up on A0–A9 and latched on the chip by the first $\overline{\text{xCAS}}$. All addresses must be stable on or before the falling edge of \overline{RAS} and \overline{xCAS} . \overline{RAS} is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder. \overline{xCAS} is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on \overline{W} selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{xCAS} (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of OE. This permits early-write operation to be completed with OE grounded. If W goes low in an extended-data-out read cycle, the DQs go into the high-impedance state as long as xCAS is high.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\mathsf{xCAS}}$ or $\overline{\mathsf{W}}$ strobes data into the on-chip data latch. In an early-write cycle, $\overline{\mathsf{W}}$ is brought low prior to $\overline{\mathsf{xCAS}}$ and the data is strobed in by the first occurring XCAS with setup and hold times referenced to this signal. In a



data in (DQ0-DQ15) (continued)

delayed-write or read-modify-write cycle, \overline{xCAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\sf OE}$ must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ0-DQ15)

Data out is the same polarity as data-in. The output is in the high-impedance (floating) state until xCAS and OE are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of xCAS) as long as tRAC and tAA are satisfied.

output enable (OE)

 $\overline{\text{OE}}$ controls the impedance of the output buffers. While $\overline{\text{xCAS}}$ and $\overline{\text{RAS}}$ are low and $\overline{\text{W}}$ is high, $\overline{\text{OE}}$ can be brought low or high and the DQs transition between valid data and high impedance. There are two methods for placing the DQs into the high-impedance state and keeping them that way during xCAS high time using OE. The first method is to transition \overline{OE} high before \overline{xCAS} transitions high and keep \overline{OE} high for t_{CHO} past the \overline{CAS} transition. This disables the DQs and they remain in the high-impedance state, regardless of OE, until xCAS falls again. The second method is to have \overline{OE} low as \overline{xCAS} transitions high. Then \overline{OE} can pulse high for a minimum of toep anytime during CAS high time disabling the DQs regardless of further transitions on OE until CAS falls again.

RAS-only refresh

TMS4x6169, TMS4x6169P

A refresh operation must be performed at least once every 64 ms (256 ms for TMS4x6169P) to retain data. This is achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both xCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

TMS4x8169. TMS4x8169P

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x8169P) to retain data. This is achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A RAS-only operation can be used by holding both xCAS at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding xCAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored and the refresh address is generated internally.

xCAS-before-RAS (xCBR) refresh

xCBR refresh is achieved by bringing at least one xCAS low earlier than RAS (see parameter t_{CSR}) and holding it low after RAS falls (see parameter t_{CHR}). For successive xCBR refresh cycles, xCAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

battery-backup refresh

TMS4x6169P

A low-power battery-backup refresh mode that requires less than 600 μA (5 V) or 350 μA (3.3 V) refresh current is available on the TMS4x6169P. Data integrity is maintained using xCBR refresh with a period of 31.25 µs while holding RAS low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels $(V_{IL} < 0.2 \text{ V}, V_{IH} > V_{CC} - 0.2 \text{ V}).$



SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS4x8169P

A low-power battery-backup refresh mode that requires less than 600 μ A (5 V) or 350 μ A (3.3 V) refresh current is available on the TMS4x8169P. Using xCBR refresh with a period of 125 μ s while holding RAS low for less than 300 ns maintains data integrity. To minimize current consumption, all input levels must be at CMOS levels (V_{IL} < 0.2 V, V_{IH} > V_{CC} - 0.2 V).

self-refresh (TMS4xx169P)

The self-refresh mode is entered by dropping \overline{xCAS} low prior to \overline{RAS} going low. Then \overline{xCAS} and \overline{RAS} are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both \overline{RAS} and \overline{xCAS} are brought high to satisfy tone exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

power-up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power-up to the full V_{CC} level. These eight initialization cycles must include at least one refresh (RAS-only or xCBR) cycle.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	a. /acaa ctriel MISB HO(80).
Supply voltage range, V _{CC} : TMS41x169, TMS41x169P	
[MS42x169 TMS42x160D	05111 4011
Voltage range on one min (one blate 4)	····· — U.5 V to 4.6 V
Voltage range on any pin (see Note 1): IMS41x169, TMS41x169P	-1Vto7V
TMS42v160 TMS42v160D	
Short-circuit output current Power dissipation	0.5 V to 4.6 V
Onort-on-call output current	
Power dissipation	50 mA
Operating free-air temperature range, T _A	200.
Storage temperature	······································
Storage temperature range, T _{stg}	- 55°C to 105°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

			′41x169			'42x169			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	3	3.3	3.6		
VSS	Supply voltage		0				0.0	- V	
V _{IH}	High-level input voltage	2.4		6.5	2		Vac . 0.0	- V	
VIL	Low-level input voltage (see Note 2)	-1		0.8	-0.3		V _{CC} + 0.3		
TA	Operating free-air temperature	<u>_</u>			-0.3		0.8	<u>v</u>	
	The algebraic convention when the	0		70	0		70	°C	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS416169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		TEST CONDITIONS†		'41616 '41616		'41616 '41616		'41616 '41616		UNIT
	PARAMETER	TEST CONDITIONS.		MIN	MAX	MIN	MAX	MIN	MAX	
⁄он	High-level output voltage	IOH = - 5 mA		2.4		2.4		2.4		٧
√oL	Low-level output voltage	1 _{OL} = 4.2 mA			0.4		0.4		0.4	V
lı	Input current (leakage)	V _{CC} = 5.5 V, V _i = 0 V to 0	3.5 V,		± 10		± 10	ļ <u>.</u>	± 10	μА
ю	Output current (leakage)	$\frac{\text{V}_{\text{CC}}}{\text{x}_{\text{CAS}}} = 5.5 \text{ V}, \qquad \text{V}_{\text{O}} = 0 \text{ V to}$	CAS high		± 10		± 10		± 10	μΑ
CC1 ^{‡§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum c _y	rcle		90		80		70	mA
		V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
ICC2	Standby current	VIH = VCC - 0.2 V (CMOS),	'416169		1	}	1		1	mA
		After 1 memory cycle, RAS and xCAS high	'416169P		500		500		500	μΑ
lcc3§	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 5.5 V, Minimum c RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)			90		80		70	mA
ICC4 ^{‡¶}	Average EDO current	VCC = 5.5 V, tHPC = MII RAS low, xCAS cycli			100		90	ļ	80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	V,		500		500	<u> </u>	500	μΑ
lcc10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t _{RC} = 31.25 µs, t _{RAS} ≤ 300 V _{CC} − 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE Address and data stable			600		600		600	μА

T For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{|L}$

Measured with a maximum of one address change while xCAS = VIH

[#] For TMS416169P only

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITION	st	'41816 '41816		'41816 '41816		'41816 '41816		UNIT
Vон	High-level output	lou - 5 mA		MIN	MAX	MIN	MAX	MIN	MAX	<u> </u>
-01	voltage	IOH = - 5 mA		2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4		0.4	-	0.4	V
I _I	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to All others = 0 V to V _{CC}	6.5 V,		± 10		± 10		± 10	μΑ
ю	Output current (leakage)	$\frac{\text{V}_{CC}}{\text{xCAS}} = 5.5 \text{ V}, \qquad \text{V}_{O} = 0 \text{ V}$	AS high		± 10		± 10		± 10	μА
ICC1 ^{‡§}	Read- or write-cycle current	V _{CC} = 5.5 V, Minimum e	cycle		190		180		170	mA
ICC2	Standby current	V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		2	mA
	•	V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle,	'418169		1		1		1	mA
		RAS and xCAS high	'418169P		500		500		500	μΑ
ICC3 [§]	Average refresh current (RAS-only refresh or CBR)	VCC = 5.5 V, Minimum c RAS cycling, xCAS high RAS low after xCAS low (CBR)	(RAS only),		190	<u> </u>	180		170	mA
CC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 5.5 \text{ V}, \qquad \frac{t_{HPC}}{xCAS} = MII$			100		90		80	mA
CC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after tRASS min	V,		500		500		500	μА
CC10#	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only	t _{RC} = 125 μs, t _{RAS} ≤ 300 V _{CC} − 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE : Address and data stable	·]		600		600		600	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

PRODUCT PREVIEW

[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{|L}$

Measured with a maximum of one address change while xCAS = VIH

[#] For TMS418169P only

SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS426169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

		TEST CONDITIONS	et	'426169- '426169F		'426169 '426169		'426169 '426169i		UNIT
PAR	AMETER	1EST CONDITIONS	31	MIN	MAX	MIN	MAX	MIN	MAX	
	High-level	I _{OH} = -2 mA	LVTTL	2.4		2.4		2.4		٧
∨он -	output voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		
	Low-level	I _{OL} = 2 mA	LVTTL		0.4		0.4		0.4	٧
VOL	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2		0.2	
l _l	Input current (leakage)	V _{CC} = 3.6 V, V _I = 0 V t All others = 0 V to V _{CC}	to 3.9 V,		± 10		± 10		± 10	μА
ю	Output current (leakage)	$\frac{V_{CC}}{xCAS}$ high	to VCC,		± 10		± 10		± 10	μΑ
CC1 ^{‡§}	Read- or write- cycle current	VCC = 3.6 V, Minimum	ı cycle		90		80	ļ	70	mA
		V _{IH} = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (LVCMOS),	'426169		500		500		500	μА
		After 1 memory cycle, RAS and xCAS high	'426169P		200		200		200	μΑ
lcc3 [§]	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 3.6 V, Minimum RAS cycling, xCAS high (RAS-only refre RAS low after xCAS low (C	ish)		90		80	·	70	mA
ICC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{PAS} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{x_{CAS}} =$			100)	90		80	mA
ICC6#	Self-refresh current	xCAS < 0.2 V, RAS < 0 Measured after tRASS mir			250		250)	250	μΑ
ICC10#	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t _{RC} = 31.25 μs, t _{RAS} ≤ V _{CC} − 0.2 V ≤ V _{IH} ≤ 3.9 V 0 V ≤ V _{IL} ≤ 0.2 V, W and Address and data stable	/,		35		35	0	350	μА

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

Measured with a maximum of one address change while xCAS = VIH

[#] For TMS426169P only

TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS428169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

P	ARAMETER	TEST CONDITION	ıs†	'428169 '428169		'428169 '428169		'428169 '428169		UNIT
 	High-level	+		MIN	MAX	MIN	MAX	MIN	MAX	
VOH	output	IOH = -2 mA	LVTTL	2.4		2.4		2.4		
<u> </u>	voltage	I _{OH} = - 100 μA	LVCMOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		
VOL	Low-level	I _{OL} = 2 mA	LVTTL		0.4		0.4	-	0.4	+
	output voltage	I _{OL} = 100 μA	LVCMOS		0.2		0.2	 	0.2	- ∨
11	Input current (leakage)	V _{CC} = 3.6 V, V _I = 0 V t All others = 0 V to V _{CC}	to 3.9 V,		± 10		± 10		± 10	
ю	Output current (leakage)	$\frac{V_{CC} = 3.6 \text{ V}, \qquad V_{O} = 0 \text{ V}}{\text{xCAS high}}$	to V _{CC} ,		± 10		± 10		± 10	μА
CC1 ^{‡§}	Read- or write- cycle current	VCC = 3.6 V, Minimum	cycle		190		180		170	mA
	Standby	V _{IH} = 2 V (LVTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
ICC2	current	V _{IH} = V _{CC} - 0.2 V (LVCMOS),	'428169		500		500	·	500	μА
		After 1 memory cycle, RAS and xCAS high	'428169P		200		200		200	μА
CC3 [§]	Average refresh current (RAS-only refresh or CBR)	V _{CC} = 3.6 V, Minimum of RAS cycling, xCAS high (RAS-only refresh RAS low after xCAS low (CBI	,		190		180		170	mA
CC4 ^{‡¶}	Average EDO current	$\frac{V_{CC}}{RAS} = 3.6 \text{ V}, \qquad \frac{t_{HPC}}{xCAS} = Mli$	N,		100		90		80	mA
cce#	Self-refresh current	xCAS < 0.2 V, RAS < 0.2 Measured after t _{RASS} min	v,		250	-	250		250	μΑ
CC10 [#]	Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t _{RC} = 125 μs, t _{RAS} ≤ 300 V _{CC} − 0.2 V ≤ V _{IH} ≤ 3.9 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE : Address and data stable	· ·		350		350		350	μΑ

[†] For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

For TMS428169P only



[‡] Measured with outputs open

[§] Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$

Measured with a maximum of one address change while xCAS = VIH

SMKS886A - APRIL 1995 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 3)

= 1 Mil	12 (566 Hote 5)	MIN MA	x	UNIT
	PARAMETER		5	pF
Ci(A)	Input capacitance, A0-A11		-	ρF
i(OE)	Input capacitance, OE		늵	pF
C _{i(RC)}	Input capacitance, XCAS and RAS		뉘	pF
C _{i(W)}	Input capacitance, W		-	oF
CO	Output capacitance			- Р.

NOTE 3: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ or $3.3 \text{ V} \pm 0.3 \text{ V}$, and the blas on plns under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

emper			'4xx169-60 '4xx169P-60			'4xx169-80 '4xx169P-80		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	
	the Company and trace (see Note 4)		30		35		40	ns
AA	Access time from column address (see Note 4)		15		18		20	ns
^t CAC	Access time from xCAS low (see Note 4)		35		40		45	ns
^t CPA	Access time from column precharge (see Note 4)				70		80	ns
RAC	Access time from RAS low (see Note 4)		60	!		 	20	ns
OEA	Access time from OE low (see Note 4)		15	-	18	0	20	ns
	Delay time, xCAS low to output in low-impedance state	0		0		<u> </u>		
tCLZ_	Output disable time after OE high (see Note 5)	3	15	3	18	3	20	ns
^t OEZ	Output disable time after OE high (500 Hotols)	3	15	3	18	3	20	ns
t REZ	Output disable time after RAS high (see Note 5)		15	-	18	3	20	ns
CEZ	Output disable time after CAS high (see Note 5)	3		 		3	20	ns
WEZ	Output disable time after W low (see Note 5)	3	15		18			113

NOTES: 4. Access times for TMS42x169 are measured with output reference levels of V_{OH} = 2 V and V_{OL} = 0.8 V.

Maximum tREZ, tCEZ, tWEZ and tOEZ are specified when the output is no longer driven.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx169	-60	'4xx16	9-70	'4xx16	9-80	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	••••
	CDC and read or write	25		30		35		ns
HPC	Cycle time, EDO page-mode read or write	80		90		100		ns
PRWC	Cycle time, EDO read-write					60		ns
	Hold time, xCAS from RAS	50		55				
tcsh_		10		10		10		ns
tCHO	Hold time, OE from xCAS			3		3		ns
tDOH	Hold time, output from xCAS	3		└	10000		10 000	ns
	Pulse duration, xCAS	10	10000	12	10000	15	10000	
tcas		5		5		5		ns
tWPE	Pulse duration, $\overline{\mathbf{W}}$ (output disable only)			10		10		ns
toch	Setup time, OE before xCAS	10		 				ns
	Precharge time, xCAS	5		5		5		
tCP		5		5		5		ns
^t OEP	Precharge time, OE							



TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS SMKS888A - APRIL 1995 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'4xx169-60 '4xx169P-60			'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80	
		MIN	MAX	MIN	MA	X MIN	MA	UNI
tRC Cycle time, read (see Note 6)		110		130		150		ne
twc Cycle time, write (see Note 6)		110		130		150		
tRWC Cycle time, read-write (see Note 6)		150		175		200		ns
trasp Pulse duration, RAS low, page mode	(see Note 7)	60	100 000		100 00		100.00	ns
tras Pulse duration, RAS low, nonpage mo	ode (see Note 7)	60	10 000		10 000		100 000	
tRP Pulse duration, RAS high (precharge)		40		50	10 000		10 000	+
twp Pulse duration, W low		10		10		60		ns
tASC Setup time, column address before xC	CAS low	0		1 0		10		18
tasa Setup time, row address before RAS	ow	-	_	+		0		ns
tDS Setup time, data (see Note 8)		0		0		-		ns
tRCS Setup time, W high before XCAS low		0		0		0		ns
tCWL Setup time, W low before xCAS high				0		0		ns
tRWL Setup time, W low before RAS high		10		12		15		ns
twcs Setup time, W low before xCAS low (ex	ariy write energia.	10		12		15		ns
tCAH Hold time, column address after xCAS	low	0		0		0		ns
tDH Hold time, data (see Note 8)	IOW	10		15		15		ns
trah Hold time, row address after RAS low		10		15		15		ns
RCH Hold time, W high after xCAS high (see	At a s	10		10		10		ns
RRH Hold time, W high after RAS high (see	Note 9)	0		0		0		ns
WCH Hold time, W low after xCAS low (early.	Note 9)	0		0		0		ns
	write operation only)	10		15		15		ns
CLCH Hold time, xCAS low to xCAS high		5		5		5		ns
RHCP Hold time, RAS high from xCAS precha	rge	35		40		45		ns
OEH Hold time, OE command		15		18		20		ns
ROH Hold time, RAS referenced to OE		10		10		10		ns
CHS Hold time, xCAS low after RAS high (se	lf refresh)	- 50		- 50		- 50		
AWD Delay time, column address to W low (read-write operation only)		55		63		70		ns ns
CHR Delay time, RAS low to xCAS high (xCB	R refresh only)	10		10		10		ns
Delay time, xCAS high to RAS low		5		5		5		ne
CSH Delay time, RAS low to xCAS high		50		55	$\neg \neg$	60		ns
CSR Delay time, XCAS low to RAS low (xCBF	R refresh only)	5	1	5		5		
Delay time, xCAS low to W low (read-wri	ite operation only)	40		46		50	 +	ne
DED Delay time, OE to data		15	$\neg +$	18	-	20		N8
AD Delay time, RAS low to column address	(see Note 10)	15	30	15	35			ns
AL Delay time, column address to RAS high		30	-~ 	35	35	15	40	ns
AL Delay time, column address to xCAS high		20	-+			40		ns
CD Delay time, RAS low to xCAS low (see N	ote 10)			25		30		ns
TES: 6. All cycle times assume tr = 5 ps		20	45	20	52	20	60	ns

NOTES: 6. All cycle times assume $t_T = 5$ ns.

7. In a read-write cycle, tRWD and tRWL must be observed.

8. Referenced to the later of xCAS or W in write operations

9. Either tRRH or tRCH must be satisfied for a read cycle.


10. The maximum value is specified only to assure access time.



SMKS886A - APRIL 1995 - REVISED JUNE 1995


timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

			'4xx169-60 '4xx169P-60		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Delay time, RAS high to XCAS low		0		0		0		ns
trpc	Delay time, road high to xoad lett		10		12		15		ns
^t RSH	Delay time, xCAS low to RAS high				- 00		110		ns
t _{RWD}	Delay time, RAS low to W low (read-write operation only)		85		98				
	Delay time, W low after xCAS precharge (read-write operat	ion only)	60		68		75		ns
tCPW_			100		100		100		μs
trass	Pulse duration, self-refresh entry from RAS low				130		150		ns
tRPS	Pulse duration, RAS precharge after self refresh		110		130		130		- "-
7110		x6169		64		64		64	ms
	<u> </u>	x6169P		128		128		128	
	Refresh time interval	x8169		16		16		16	ms
	<u></u>	1x8169P	1	128		128		128	
			2	30	2	30	2	30	ns
tτ	Transition time		<u> </u>						



NOTE A: CL includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



NOTES: B. To hold the address latched by the first xCAS going low, the parameter tCLCH must be met.

C. tCAC is measured from xCAS to its corresponding DQx.


D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

E. xCAS order is arbitrary.

Figure 2. Read-Cycle Timing

SMKS886A - APRIL 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first xCAS going low, the parameter tCLCH must be met.

B. Referenced to the first XCAS or W, whichever occurs last

C. xCAS order is arbitrary.

Figure 3. Write-Cycle Timing






NOTES: A. To hold the address latched by the first XCAS going low, the parameter t_{CLCH} must be met. B. XCAS order is arbitrary.

Figure 4. Early-Write-Cycle Timing

PRODUCT PREVIEW

SMKS886A - APRIL 1995 - REVISED JUNE 1995



To hold the address latched by the first \overline{xCAS} going low, the parameter tCLCH must be met. NOTES: A.

Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

C. tCAC is measured from xCAS to its corresponding DQx.


D. xCAS order is arbitrary.

Figure 5. Read-Modify-Write-Cycle Timing



SMKS886A - APRIL 1995 - REVISED JUNE 1995

PARAMETER MEASUREMENT INFORMATION



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

B. tCAC is measured from xCAS to its corresponding DQx.

C. Access time is tCPA or tAA dependent.

D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing

F. xCAS order is arbitrary.

Figure 6. Extended-Data-Out Read-Cycle Timing



PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION





Figure 7. Extended-Data-Out Read-Cycle Timing With $\overline{\text{OE}}$ Control

PARAMETER MEASUREMENT INFORMATION RAS **TRASP** ^tCSH **tCRP t**RSH - tCAS XCAS **tASR** - trah ^tRAL Addr XXX Row Column # Column #2 Column #3 - trad -^tOEA tCAC **t**RCS tCAC **tWPE** - tRCH ^tRRH tDOH--k - twez - tcez tcLZ **TRAC** DATA #1 DATA #2 DATA #3

Figure 8. Extended-Data-Out Read-Cycle Timing With $\overline{\mathbf{W}}$ Control

SMKS886A - APRIL 1995 - REVISED JUNE 1995



NOTES: A. To hold the address latched by the first xCAS going low, the parameter t_{CLCH} must be met.

B. Referenced to the first \overline{xCAS} or \overline{W} , whichever occurs last

C. A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.


D. xCAS order is arbitrary.

Figure 9. Extended-Data-Out Write-Cycle Timing



PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



B. Access time is t_{CPA}- or t_{AA}-dependent.

C. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.

E. A read or write cycle can be intermixed with read-modify-write cycles as long as the read- and write-cycle timing specifications are

F. tCAC is measured from xCAS to its corresponding DQx.

Figure 10. Extended-Data-Out Read-Modify-Write-Cycle Timing



SMKS886A - APRIL 1995 - REVISED JUNE 1995




Figure 11. RAS-Only Refresh-Cycle Timing






Figure 12. Hidden-Refresh-Cycle Timing

TMS416169, TMS416169P, TMS418169, TMS418169P TMS426169, TMS426169P, TMS428169, TMS428169P 1 048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS SMKS886A - APRIL 1995 - REVISED JUNE 1995




Figure 13. Automatic-xCBR-Refresh-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 14. Self-Refresh-Cycle Timing

device symbolization (TMS416169P lilustrated)

