

TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

- Organization . . . 1048576 × 16
- Single Power Supply (5 V or 3.3 V)
- Performance Ranges:

	ACCESS ACCESS ACCESS READ OR			
	TIME	TIME	TIME	EDO
	t _{RAC} MAX	t _{CAC} MAX	t _{AA} MAX	CYCLE MIN
'4xx169/P-60	60 ns	15 ns	30 ns	25 ns
'4xx169/P-70	70 ns	18 ns	35 ns	30 ns
'4xx169/P-80	80 ns	20 ns	40 ns	35 ns

- Extended Data Out (EDO) Operation
- xCAS-Before-RAS (xCBR) Refresh
- Long Refresh Period and Self-Refresh Option (TMS4xx169P)
- 3-State Unlatched Output
- Low Power Dissipation
- High-Reliability Plastic 42-Lead (DZ Suffix) 400-Mil-Wide Surface-Mount (SOJ) Package and 44/50-Lead (DGE Suffix) Surface-Mount Thin Small-Outline Package (TSOP)
- Operating Free-Air Temperature Range 0°C to 70°C
- Texas Instrument Enhanced Performance Implanted CMOS (EPIC™) Process

AVAILABLE OPTIONS

DEVICE	POWER SUPPLY	SELF REFRESH, BATTERY BACKUP	REFRESH CYCLES
TMS416169	5 V	—	4096 in 64 ms
TMS416169P	5 V	Yes	4096 in 128 ms
TMS418169	5 V	—	1024 in 16 ms
TMS418169P	5 V	Yes	1024 in 128 ms
TMS426169	3.3 V	—	4096 in 64 ms
TMS426169P	3.3 V	Yes	4096 in 128 ms
TMS428169	3.3 V	—	1024 in 16 ms
TMS428169P	3.3 V	Yes	1024 in 128 ms

description

The TMS4xx169 series is a set of high-speed, 16777216-bit dynamic random-access memories (DRAMs) organized as 1048576 words of 16 bits each. The TMS4xx169P series is a similar set of high-speed, low-power, self-refresh, 16777216-bit DRAMs organized as 1048576 words of 16 bits each. Both sets employ state-of-the-art EPIC™ technology for high performance, reliability, and low power at low cost.

These devices feature maximum $\overline{\text{RAS}}$ access times of 60 ns, 70 ns, and 80 ns. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS4xx169 and TMS4xx169P are offered in a 44/50-lead plastic surface-mount TSOP (DGE suffix) and a 42-lead plastic surface-mount SOJ (DZ suffix) package. These packages are characterized for operation from 0°C to 70°C.

EPIC is a trademark of Texas Instruments Incorporated.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

**DZ PACKAGE
(TOP VIEW)**



**DGE PACKAGE
(TOP VIEW)**



† A10 and A11 are NC for TMS4x8169 and TMS4x8169P.

PIN NOMENCLATURE

A0–A11	Address Inputs
DQ0–DQ15	Data In/Data Out
LCAS	Lower Column-Address Strobe
UCAS	Upper Column-Address Strobe
NC	No Internal Connection
OE	Output Enable
$\overline{\text{RAS}}$	Row-Address Strobe
VCC	5-V or 3.3-V Supply†
VSS	Ground
W	Write Enable


† See Available Options Table.

PRODUCT PREVIEW

TMS416169, TMS416169P, TMS418169, TMS418169P
 TMS426169, TMS426169P, TMS428169, TMS428169P
 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1985 - REVISED JUNE 1995

logic symbol†



PRODUCT PREVIEW

† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


The pin numbers shown correspond to the DZ package.

‡ A10 and A11 are NC for TMS4x8169 and TMS4x8169P.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

functional block diagram (TMS4x6169/P)



(a) TMS4x6169, TMS4x6169P

functional block diagram (TMS4x8169/P)



(b) TMS4x8169, TMS4x8169P

PRODUCT PREVIEW

TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

operation

dual $\overline{\text{CAS}}$

Two $\overline{\text{CAS}}$ pins ($\overline{\text{LCAS}}$ and $\overline{\text{UCAS}}$) are provided to give independent control of the 16 data-I/O pins (DQ0-DQ15), with $\overline{\text{LCAS}}$ corresponding to DQ0-DQ7 and $\overline{\text{UCAS}}$ corresponding to DQ8-DQ15. For read or write cycles, the column address is latched on the first $\overline{\text{xCAS}}$ falling edge. Each $\overline{\text{xCAS}}$ going low enables its corresponding DQx pin with data associated with the column address latched on the first falling $\overline{\text{xCAS}}$ edge. All address setup and hold parameters are referenced to the first falling $\overline{\text{xCAS}}$ edge. The delay time from $\overline{\text{xCAS}}$ low to valid data out (see parameter t_{CAC}) is measured from each individual $\overline{\text{xCAS}}$ to its corresponding DQx pin.

In order to latch in a new column address, both $\overline{\text{xCAS}}$ pins must be brought high. The column-precharge time (see parameter t_{CP}) is measured from the last $\overline{\text{xCAS}}$ rising edge to the first $\overline{\text{xCAS}}$ falling edge of the new cycle. Keeping a column address valid while toggling $\overline{\text{xCAS}}$ requires a minimum setup time, t_{CLCH} . During t_{CLCH} , at least one $\overline{\text{xCAS}}$ must be brought low before the other $\overline{\text{xCAS}}$ is taken high.

For early-write cycles, the data is latched on the first $\overline{\text{xCAS}}$ falling edge. Only the DQs that have the corresponding $\overline{\text{xCAS}}$ low are written into. Each $\overline{\text{xCAS}}$ must meet t_{CAS} minimum in order to ensure writing into the storage cell. To latch a new address and new data, all $\overline{\text{xCAS}}$ pins must be high and meet t_{CP} .

extended data out

Extended data out (EDO) allows for data output rates of up to 40 MHz for 60-ns devices. When keeping the same row address while selecting random column addresses, the time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by t_{RAS} , the maximum $\overline{\text{RAS}}$ low time.

EDO does not enter the DQs into the high-impedance state with the rising edge of $\overline{\text{xCAS}}$. The output remains valid for the system to latch the data. After $\overline{\text{xCAS}}$ goes high, the DRAM is decoding the next address. $\overline{\text{OE}}$ and $\overline{\text{W}}$ can be used to control the output impedance. Descriptions of $\overline{\text{OE}}$ and $\overline{\text{W}}$ further explain EDO operation benefit.

address: A0-A11 (TMS4x6169, TMS4x6169P) and A0-A9 (TMS4x8169, TMS4x8169P)

Twenty address bits are required to decode a single one of the 1048576 storage cell locations. For the TMS4x6169 and TMS4x6169P, 12 row-address bits are set up on A0 through A11 and latched onto the chip by $\overline{\text{RAS}}$. Eight column-address bits are set up on A0 through A7 and latched on the chip by the first $\overline{\text{xCAS}}$. For the TMS4x8169 and TMS4x8169P, 10 row-address bits are set up on A0-A9 and latched on the chip by $\overline{\text{RAS}}$. Ten column-address bits are set up on A0-A9 and latched on the chip by the first $\overline{\text{xCAS}}$. All addresses must be stable on or before the falling edge of $\overline{\text{RAS}}$ and $\overline{\text{xCAS}}$. $\overline{\text{RAS}}$ is similar to a chip-enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{xCAS}}$ is used as a chip-select, activating its corresponding output buffer and latching the address bits into the column-address buffers.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through $\overline{\text{W}}$. A logic high on $\overline{\text{W}}$ selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{xCAS}}$ (early write), data out remains in the high-impedance state for the entire cycle, permitting a write operation independent of the state of $\overline{\text{OE}}$. This permits early-write operation to be completed with $\overline{\text{OE}}$ grounded. If $\overline{\text{W}}$ goes low in an extended-data-out read cycle, the DQs go into the high-impedance state as long as $\overline{\text{xCAS}}$ is high.

data in (DQ0-DQ15)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{xCAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{xCAS}}$ and the data is strobed in by the first occurring $\overline{\text{xCAS}}$ with setup and hold times referenced to this signal. In a

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

data in (DQ0-DQ15) (continued)

delayed-write or read-modify-write cycle, \overline{xCAS} is already low and the data is strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{OE} must be high to bring the output buffers to the high-impedance state prior to impressing data on the I/O lines.

data out (DQ0-DQ15)

Data out is the same polarity as data-in. The output is in the high-impedance (floating) state until \overline{xCAS} and \overline{OE} are brought low. In a read cycle, the output becomes valid after the access time interval t_{CAC} (which begins with the negative transition of \overline{xCAS}) as long as t_{RAC} and t_{AA} are satisfied.

output enable (\overline{OE})

\overline{OE} controls the impedance of the output buffers. While \overline{xCAS} and \overline{RAS} are low and \overline{W} is high, \overline{OE} can be brought low or high and the DQs transition between valid data and high impedance. There are two methods for placing the DQs into the high-impedance state and keeping them that way during \overline{xCAS} high time using \overline{OE} . The first method is to transition \overline{OE} high before \overline{xCAS} transitions high and keep \overline{OE} high for t_{CHO} past the \overline{CAS} transition. This disables the DQs and they remain in the high-impedance state, regardless of \overline{OE} , until \overline{xCAS} falls again. The second method is to have \overline{OE} low as \overline{xCAS} transitions high. Then \overline{OE} can pulse high for a minimum of t_{OEP} anytime during \overline{CAS} high time disabling the DQs regardless of further transitions on \overline{OE} until \overline{CAS} falls again.

\overline{RAS} -only refresh

TMS4x6169, TMS4x6169P

A refresh operation must be performed at least once every 64 ms (256 ms for TMS4x6169P) to retain data. This is achieved by strobing each of the 4096 rows (A0-A11). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

TMS4x8169, TMS4x8169P

A refresh operation must be performed at least once every 16 ms (128 ms for TMS4x8169P) to retain data. This is achieved by strobing each of the 1024 rows (A0-A9). A normal read or write cycle refreshes all bits in each row that is selected. A \overline{RAS} -only operation can be used by holding both \overline{xCAS} at the high (inactive) level, conserving power as the output buffers remain in the high-impedance state. Externally generated addresses must be used for a \overline{RAS} -only refresh.

hidden refresh

Hidden refresh can be performed while maintaining valid data at the output pins. This is accomplished by holding \overline{xCAS} at V_{IL} after a read operation and cycling \overline{RAS} after a specified precharge period, similar to a \overline{RAS} -only refresh cycle. The external address is ignored and the refresh address is generated internally.

\overline{xCAS} -before- \overline{RAS} (xCBR) refresh

xCBR refresh is achieved by bringing at least one \overline{xCAS} low earlier than \overline{RAS} (see parameter t_{CSR}) and holding it low after \overline{RAS} falls (see parameter t_{CHR}). For successive xCBR refresh cycles, \overline{xCAS} can remain low while cycling \overline{RAS} . The external address is ignored and the refresh address is generated internally.

battery-backup refresh

TMS4x6169P

A low-power battery-backup refresh mode that requires less than 600 μA (5 V) or 350 μA (3.3 V) refresh current is available on the TMS4x6169P. Data integrity is maintained using xCBR refresh with a period of 31.25 μs while holding \overline{RAS} low for less than 300 ns. To minimize current consumption, all input levels must be at CMOS levels ($V_{IL} < 0.2 V$, $V_{IH} > V_{CC} - 0.2 V$).

PRODUCT PREVIEW

TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
 SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS4x8169P

A low-power battery-backup refresh mode that requires less than 600 μA (5 V) or 350 μA (3.3 V) refresh current is available on the TMS4x8169P. Using xCBR refresh with a period of 125 μs while holding $\overline{\text{RAS}}$ low for less than 300 ns maintains data integrity. To minimize current consumption, all input levels must be at CMOS levels ($V_{\text{IL}} < 0.2 \text{ V}$, $V_{\text{IH}} > V_{\text{CC}} - 0.2 \text{ V}$).

self-refresh (TMS4x169P)

The self-refresh mode is entered by dropping $\overline{\text{xCAS}}$ low prior to $\overline{\text{RAS}}$ going low. Then $\overline{\text{xCAS}}$ and $\overline{\text{RAS}}$ are both held low for a minimum of 100 μs . The chip is then refreshed internally by an on-board oscillator. No external address is required because the CBR counter is used to keep track of the address. To exit the self-refresh mode, both $\overline{\text{RAS}}$ and $\overline{\text{xCAS}}$ are brought high to satisfy t_{CHS} . Upon exiting self-refresh mode, a burst refresh (refresh a full set of row addresses) must be executed before continuing with normal operation. The burst refresh ensures the DRAM is fully refreshed.

power-up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power-up to the full V_{CC} level. These eight initialization cycles must include at least one refresh ($\overline{\text{RAS}}$ -only or xCBR) cycle.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC} :	TMS41x169, TMS41x169P	-1 V to 7 V
	TMS42x169, TMS42x169P	-0.5 V to 4.6 V
Voltage range on any pin (see Note 1):	TMS41x169, TMS41x169P	-1 V to 7 V
	TMS42x169, TMS42x169P	-0.5 V to 4.6 V
Short-circuit output current		50 mA
Power dissipation		1 W
Operating free-air temperature range, T_{A}		0°C to 70°C
Storage temperature range, T_{stg}		-55°C to 125°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS} .

recommended operating conditions

	'41x169			'42x169			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC} Supply voltage	4.5	5	5.5	3	3.3	3.6	V
V_{SS} Supply voltage	0			0			V
V_{IH} High-level input voltage	2.4		6.5	2		$V_{\text{CC}} + 0.3$	V
V_{IL} Low-level input voltage (see Note 2)	-1		0.8	-0.3		0.8	V
T_{A} Operating free-air temperature	0		70	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

TMS416169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	'416169-60 '416169P-60		'416169-70 '416169P-70		'416169-80 '416169P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage I _{OH} = -5 mA	2.4		2.4		2.4		V
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA	0.4		0.4		0.4		V
I _I	Input current (leakage) V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All others = 0 V to V _{CC}	± 10		± 10		± 10		µA
I _O	Output current (leakage) V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , xCAS high	± 10		± 10		± 10		µA
I _{CC1} ‡§	Read- or write-cycle current V _{CC} = 5.5 V, Minimum cycle	90		80		70		mA
I _{CC2}	Standby current V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high	2		2		2		mA
		V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and xCAS high	'416169	1	1	1	1	mA
		'416169P	500	500	500	500	µA	
I _{CC3} §	Average refresh current (RAS-only refresh or CBR) V _{CC} = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)	90		80		70		mA
I _{CC4} ‡¶	Average EDO current V _{CC} = 5.5 V, t _{HPC} = MIN, RAS low, xCAS cycling	100		90		80		mA
I _{CC6} #	Self-refresh current xCAS < 0.2 V, RAS < 0.2 V, Measured after t _{RASS} min	500		500		500		µA
I _{CC10} #	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only t _{RC} = 31.25 µs, t _{RAS} ≤ 300 ns, V _{CC} - 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE = V _{IH} , Address and data stable	600		600		600		µA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V_{IL}

¶ Measured with a maximum of one address change while xCAS = V_{IH}

For TMS416169P only

PRODUCT PREVIEW



TMS416169, TMS416169P, TMS418169, TMS418169P
 TMS426169, TMS426169P, TMS428169, TMS428169P
 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS

SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS418169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS†	'418169-60 '418169P-60		'418169-70 '418169P-70		'418169-80 '418169P-80		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
V _{OH}	High-level output voltage I _{OH} = -5 mA	2.4		2.4		2.4		V	
V _{OL}	Low-level output voltage I _{OL} = 4.2 mA	0.4		0.4		0.4		V	
I _I	Input current (leakage) V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All others = 0 V to V _{CC}	± 10		± 10		± 10		µA	
I _O	Output current (leakage) V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , xCAS high	± 10		± 10		± 10		µA	
I _{CC1} ‡§	Read- or write-cycle current V _{CC} = 5.5 V, Minimum cycle	190		180		170		mA	
I _{CC2}	Standby current V _{IH} = 2.4 V (TTL), After 1 memory cycle, RAS and xCAS high			2		2		mA	
		V _{IH} = V _{CC} - 0.2 V (CMOS), After 1 memory cycle, RAS and xCAS high	'418169	1		1		1	mA
			'418169P	500		500		500	µA
I _{CC3} §	Average refresh current (RAS-only refresh or CBR) V _{CC} = 5.5 V, Minimum cycle, RAS cycling, xCAS high (RAS only), RAS low after xCAS low (CBR)	190		180		170		mA	
I _{CC4} ‡¶	Average EDO current V _{CC} = 5.5 V, t _{HPC} = MIN, RAS low, xCAS cycling	100		90		80		mA	
I _{CC6} #	Self-refresh current xCAS < 0.2 V, RAS < 0.2 V, Measured after t _{RASS} min	500		500		500		µA	
I _{CC10} #	Battery back-up operating current (equivalent refresh time is 128 ms); CBR only t _{RC} = 125 µs, t _{RAS} ≤ 300 ns, V _{CC} - 0.2 V ≤ V _{IH} ≤ 6.5 V, 0 V ≤ V _{IL} ≤ 0.2 V, W and OE = V _{IH} , Address and data stable	600		600		600		µA	

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V_{IL}

¶ Measured with a maximum of one address change while xCAS = V_{IH}

For TMS418169P only

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P**
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
SMKS886A - APRIL 1995 - REVISED JUNE 1995

TMS426169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS†		'426169-60 '426169P-60		'426169-70 '426169P-70		'426169-80 '426169P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VOH High-level output voltage	I _{OH} = -2 mA	LVTTTL	2.4		2.4		2.4		V
	I _{OH} = -100 µA	LVC MOS	V _{CC} -0.2		V _{CC} -0.2		V _{CC} -0.2		V
VOL Low-level output voltage	I _{OL} = 2 mA	LVTTTL		0.4		0.4		0.4	V
	I _{OL} = 100 µA	LVC MOS		0.2		0.2		0.2	V
I _I Input current (leakage)	V _{CC} = 3.6 V, V _I = 0 V to 3.9 V, All others = 0 V to V _{CC}			± 10		± 10		± 10	µA
I _O Output current (leakage)	V _{CC} = 3.6 V, V _O = 0 V to V _{CC} , xCAS high			± 10		± 10		± 10	µA
I _{CC1} ‡§ Read- or write-cycle current	V _{CC} = 3.6 V, Minimum cycle			90		80		70	mA
I _{CC2} Standby current	V _{IH} = 2 V (LVTTTL), After 1 memory cycle, RAS and xCAS high			1		1		1	mA
	V _{IH} = V _{CC} - 0.2 V (LVC MOS), After 1 memory cycle, RAS and xCAS high	'426169		500		500		500	µA
		'426169P		200		200		200	µA
I _{CC3} § Average refresh current (RAS-only refresh or CBR)	V _{CC} = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS-only refresh) RAS low after xCAS low (CBR)			90		80		70	mA
I _{CC4} ‡¶ Average EDO current	V _{CC} = 3.6 V, t _{HPC} = MIN, RAS low, xCAS cycling			100		90		80	mA
I _{CC6} # Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after t _{RAS} min			250		250		250	µA
I _{CC10} # Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	t _{RC} = 31.25 µs, t _{RAS} ≤ 300 ns, V _{CC} - 0.2 V ≤ V _{IH} ≤ 3.9 V, 0 V ≤ V _{IL} ≤ 0.2 V, \overline{W} and \overline{OE} = V _{IH} , Address and data stable			350		350		350	µA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = V_{IL}

¶ Measured with a maximum of one address change while xCAS = V_{IH}

For TMS426169P only

PRODUCT PREVIEW



TMS416169, TMS416169P, TMS418169, TMS418169P
 TMS426169, TMS426169P, TMS428169, TMS428169P
 1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
 SMKS886A - APRIL 1985 - REVISED JUNE 1985

TMS428169/P

electrical characteristics over recommended ranges of supply voltage and operating free-air conditions (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS†		'428169-80 '428169P-80		'428169-70 '428169P-70		'428169-80 '428169P-80		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VOH High-level output voltage	IOH = -2 mA	LVTTTL	2.4		2.4		2.4		V
	IOH = -100 µA	LVC MOS	VCC-0.2		VCC-0.2		VCC-0.2		
VOL Low-level output voltage	IOL = 2 mA	LVTTTL	0.4		0.4		0.4		V
	IOL = 100 µA	LVC MOS	0.2		0.2		0.2		
II Input current (leakage)	VCC = 3.6 V, VI = 0 V to 3.9 V, All others = 0 V to VCC		± 10		± 10		± 10		µA
IO Output current (leakage)	VCC = 3.6 V, VO = 0 V to VCC, xCAS high		± 10		± 10		± 10		µA
ICC1‡§ Read- or write-cycle current	VCC = 3.6 V, Minimum cycle		190		180		170		mA
ICC2 Standby current	VIH = 2 V (LVTTTL), After 1 memory cycle, RAS and xCAS high		1		1		1		mA
	VIH = VCC - 0.2 V (LVC MOS), After 1 memory cycle, RAS and xCAS high	'428169	500		500		500		µA
		'428169P	200		200		200		µA
ICC3§ Average refresh current (RAS-only refresh or CBR)	VCC = 3.6 V, Minimum cycle, RAS cycling, xCAS high (RAS-only refresh) RAS low after xCAS low (CBR)		190		180		170		mA
ICC4†¶ Average EDO current	VCC = 3.6 V, RAS low, tHPC = MIN, xCAS cycling		100		90		80		mA
ICC6# Self-refresh current	xCAS < 0.2 V, RAS < 0.2 V, Measured after tRASS min		250		250		250		µA
ICC10# Battery back-up operating current (equivalent refresh time is 128 ms), CBR only	tRC = 125 µs, tRAS ≤ 300 ns, VCC - 0.2 V ≤ VIH ≤ 3.9 V, 0 V ≤ VIL ≤ 0.2 V, W and OE = VIH, Address and data stable		350		350		350		µA

† For conditions shown as MIN/MAX, use the appropriate value specified in the timing requirements.

‡ Measured with outputs open

§ Measured with a maximum of one address change while RAS = VIL

¶ Measured with a maximum of one address change while xCAS = VIH

For TMS428169P only

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

**TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS**
SMKS886A - APRIL 1985 - REVISED JUNE 1985

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f = 1 \text{ MHz}$ (see Note 3)

PARAMETER		MIN	MAX	UNIT
$C_{I(A)}$	Input capacitance, A0-A11		5	pF
$C_{I(OE)}$	Input capacitance, \overline{OE}		7	pF
$C_{I(RC)}$	Input capacitance, \overline{xCAS} and \overline{RAS}		7	pF
$C_{I(W)}$	Input capacitance, \overline{W}		7	pF
C_O	Output capacitance		7	pF

NOTE 3: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$ or $3.3 \text{ V} \pm 0.3 \text{ V}$, and the bias on pins under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

PARAMETER	'4xx169-60 '4xx169P-60		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT		
	MIN	MAX	MIN	MAX	MIN	MAX			
t_{AA}	Access time from column address (see Note 4)		30	35	40	40	ns		
t_{CAC}	Access time from \overline{xCAS} low (see Note 4)		15	18	20	20	ns		
t_{CPA}	Access time from column precharge (see Note 4)		35	40	45	45	ns		
t_{RAC}	Access time from \overline{RAS} low (see Note 4)		60	70	80	80	ns		
t_{OEA}	Access time from \overline{OE} low (see Note 4)		15	18	20	20	ns		
t_{CLZ}	Delay time, \overline{xCAS} low to output in low-impedance state		0	0	0	0	ns		
t_{OEZ}	Output disable time after \overline{OE} high (see Note 5)		3	15	3	18	3	20	ns
t_{REZ}	Output disable time after \overline{RAS} high (see Note 5)		3	15	3	18	3	20	ns
t_{CEZ}	Output disable time after \overline{CAS} high (see Note 5)		3	15	3	18	3	20	ns
t_{WEZ}	Output disable time after \overline{W} low (see Note 5)		3	15	3	18	3	20	ns

- NOTES: 4. Access times for TMS42x169 are measured with output reference levels of $V_{OH} = 2 \text{ V}$ and $V_{OL} = 0.8 \text{ V}$.
5. Maximum t_{REZ} , t_{CEZ} , t_{WEZ} and t_{OEZ} are specified when the output is no longer driven.

EDO timing requirements over recommended ranges of supply voltage and operating free-air temperature

	'4xx169-60		'4xx169-70		'4xx169-80		UNIT		
	MIN	MAX	MIN	MAX	MIN	MAX			
t_{HPC}	Cycle time, EDO page-mode read or write		25	30	35	35	ns		
t_{PRWC}	Cycle time, EDO read-write		80	90	100	100	ns		
t_{CSH}	Hold time, \overline{xCAS} from \overline{RAS}		50	55	60	60	ns		
t_{CHO}	Hold time, \overline{OE} from \overline{xCAS}		10	10	10	10	ns		
t_{DOH}	Hold time, output from \overline{xCAS}		3	3	3	3	ns		
t_{CAS}	Pulse duration, \overline{xCAS}		10	10000	12	10000	15	10000	ns
t_{WPE}	Pulse duration, \overline{W} (output disable only)		5	5	5	5	5	ns	
t_{OCH}	Setup time, \overline{OE} before \overline{xCAS}		10	10	10	10	10	ns	
t_{CP}	Precharge time, \overline{xCAS}		5	5	5	5	5	ns	
t_{OEP}	Precharge time, \overline{OE}		5	5	5	5	5	ns	

PRODUCT PREVIEW



TMS416169, TMS416169P, TMS418169, TMS418169P
TMS426169, TMS426169P, TMS428169, TMS428169P
1048576-WORD BY 16-BIT EXTENDED DATA OUT HIGH-SPEED DRAMS
 SMKS886A - APRIL 1985 - REVISED JUNE 1985

timing requirements over recommended ranges of supply voltage and operating free-air temperature

PRODUCT PREVIEW

		'4xx169-60 '4xx169P-60		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Cycle time, read (see Note 6)	110		130		150		ns
t _{WC}	Cycle time, write (see Note 6)	110		130		150		ns
t _{RWC}	Cycle time, read-write (see Note 6)	150		175		200		ns
t _{RASP}	Pulse duration, $\overline{\text{RAS}}$ low, page mode (see Note 7)	60	100 000	70	100 000	80	100 000	ns
t _{RAS}	Pulse duration, $\overline{\text{RAS}}$ low, nonpage mode (see Note 7)	60	10 000	70	10 000	80	10 000	ns
t _{RP}	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	40		50		60		ns
t _{WP}	Pulse duration, $\overline{\text{W}}$ low	10		10		10		ns
t _{ASC}	Setup time, column address before $\overline{\text{xCAS}}$ low	0		0		0		ns
t _{ASR}	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t _{DS}	Setup time, data (see Note 8)	0		0		0		ns
t _{RCS}	Setup time, $\overline{\text{W}}$ high before $\overline{\text{xCAS}}$ low	0		0		0		ns
t _{CWL}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{xCAS}}$ high	10		12		15		ns
t _{RWL}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	10		12		15		ns
t _{WCS}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{xCAS}}$ low (early-write operation only)	0		0		0		ns
t _{CAH}	Hold time, column address after $\overline{\text{xCAS}}$ low	10		15		15		ns
t _{DH}	Hold time, data (see Note 8)	10		15		15		ns
t _{RAH}	Hold time, row address after $\overline{\text{RAS}}$ low	10		10		10		ns
t _{RCH}	Hold time, $\overline{\text{W}}$ high after $\overline{\text{xCAS}}$ high (see Note 9)	0		0		0		ns
t _{RRH}	Hold time, $\overline{\text{W}}$ high after $\overline{\text{RAS}}$ high (see Note 9)	0		0		0		ns
t _{WCH}	Hold time, $\overline{\text{W}}$ low after $\overline{\text{xCAS}}$ low (early-write operation only)	10		15		15		ns
t _{CLCH}	Hold time, $\overline{\text{xCAS}}$ low to $\overline{\text{xCAS}}$ high	5		5		5		ns
t _{RHCP}	Hold time, $\overline{\text{RAS}}$ high from $\overline{\text{xCAS}}$ precharge	35		40		45		ns
t _{OEH}	Hold time, $\overline{\text{OE}}$ command	15		18		20		ns
t _{ROH}	Hold time, $\overline{\text{RAS}}$ referenced to $\overline{\text{OE}}$	10		10		10		ns
t _{CHS}	Hold time, $\overline{\text{xCAS}}$ low after $\overline{\text{RAS}}$ high (self refresh)	-50		-50		-50		ns
t _{AWD}	Delay time, column address to $\overline{\text{W}}$ low (read-write operation only)	55		63		70		ns
t _{CHR}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{xCAS}}$ high (xCBR refresh only)	10		10		10		ns
t _{CRP}	Delay time, $\overline{\text{xCAS}}$ high to $\overline{\text{RAS}}$ low	5		5		5		ns
t _{CSH}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{xCAS}}$ high	50		55		60		ns
t _{CSR}	Delay time, $\overline{\text{xCAS}}$ low to $\overline{\text{RAS}}$ low (xCBR refresh only)	5		5		5		ns
t _{CWD}	Delay time, $\overline{\text{xCAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	40		46		50		ns
t _{OED}	Delay time, $\overline{\text{OE}}$ to data	15		18		20		ns
t _{RAD}	Delay time, $\overline{\text{RAS}}$ low to column address (see Note 10)	15	30	15	35	15	40	ns
t _{RAL}	Delay time, column address to $\overline{\text{RAS}}$ high	30		35		40		ns
t _{CAL}	Delay time, column address to $\overline{\text{xCAS}}$ high	20		25		30		ns
t _{RCD}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{xCAS}}$ low (see Note 10)	20	45	20	52	20	60	ns

- NOTES:
- All cycle times assume $t_T = 5$ ns.
 - In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
 - Referenced to the later of $\overline{\text{xCAS}}$ or $\overline{\text{W}}$ in write operations
 - Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 - The maximum value is specified only to assure access time.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4xx169-60 '4xx169P-60		'4xx169-70 '4xx169P-70		'4xx169-80 '4xx169P-80		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RPC}	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{xCAS}}$ low	0		0		0		ns
t _{RSH}	Delay time, $\overline{\text{xCAS}}$ low to $\overline{\text{RAS}}$ high	10		12		15		ns
t _{RWD}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	85		98		110		ns
t _{CPW}	Delay time, $\overline{\text{W}}$ low after $\overline{\text{xCAS}}$ precharge (read-write operation only)	60		68		75		ns
t _{RASS}	Pulse duration, self-refresh entry from $\overline{\text{RAS}}$ low	100		100		100		μs
t _{RPS}	Pulse duration, $\overline{\text{RAS}}$ precharge after self refresh	110		130		150		ns
t _{REF}	Refresh time interval	'4x6169	64	64	64			ms
		'4x6169P	128	128	128			
		'4x8169	16	16	16			ms
		'4x8169P	128	128	128			
t _T	Transition time	2	30	2	30	2	30	ns

PARAMETER MEASUREMENT INFORMATION




DEVICE	V _{CC} (V)	R1 (Ω)	R2 (Ω)	V _{TH} (V)	R _L (Ω)
41x169/P	5	828	295	1.31	218
42x169/P	3.3	1178	868	1.4	500

NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




- NOTES: B. To hold the address latched by the first $\overline{x}CAS$ going low, the parameter t_{CLCH} must be met.
 C. t_{CAC} is measured from $\overline{x}CAS$ to its corresponding DQx .
 D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
 E. $\overline{x}CAS$ order is arbitrary.

Figure 2. Read-Cycle Timing



PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. To hold the address latched by the first $\overline{x}CAS$ going low, the parameter t_{CLCH} must be met.
 B. Referenced to the first $\overline{x}CAS$ or \overline{W} , whichever occurs last
 C. $\overline{x}CAS$ order is arbitrary.

Figure 3. Write-Cycle Timing

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




NOTES: A. To hold the address latched by the first $\overline{x}CAS$ going low, the parameter t_{CLCH} must be met.
 B. $\overline{x}CAS$ order is arbitrary.

Figure 4. Early-Write-Cycle Timing

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. To hold the address latched by the first xCAS going low, the parameter tCLCH must be met.
 B. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
 C. tCAC is measured from xCAS to its corresponding DQx.
 D. xCAS order is arbitrary.


Figure 5. Read-Modify-Write-Cycle Timing

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION

PRODUCT PREVIEW




- NOTES: A. To hold the address latched by the first \overline{xCAS} going low, the parameter t_{CLCH} must be met.
 B. t_{CAC} is measured from \overline{xCAS} to its corresponding DQx.
 C. Access time is t_{CPA} or t_{AA} dependent.
 D. Output can go from the high-impedance state to an invalid-data state prior to the specified access time.
 E. A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write- and read-modify-write-timing specifications are not violated.
 F. \overline{xCAS} order is arbitrary.

Figure 6. Extended-Data-Out Read-Cycle Timing



PARAMETER MEASUREMENT INFORMATION



PRODUCT PREVIEW

Figure 7. Extended-Data-Out Read-Cycle Timing With OE Control

PARAMETER MEASUREMENT INFORMATION





Figure 8. Extended-Data-Out Read-Cycle Timing With \bar{W} Control

PRODUCT PREVIEW



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




PRODUCT PREVIEW

- NOTES:
- To hold the address latched by the first $\overline{x}CAS$ going low, the parameter t_{CLCH} must be met.
 - Referenced to the first $\overline{x}CAS$ or \overline{W} , whichever occurs last
 - A read cycle or read-modify-write cycle can be mixed with the write cycles as long as the read- and read-modify-write-timing specifications are not violated.
 - $\overline{x}CAS$ order is arbitrary.

Figure 9. Extended-Data-Out Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION



NOTE A: All $\overline{\text{xCAS}}$ must be high.

Figure 11. $\overline{\text{RAS}}$ -Only Refresh-Cycle Timing

PRODUCT PREVIEW

PARAMETER MEASUREMENT INFORMATION




Figure 13. Automatic-xCBR-Refresh-Cycle Timing

PRODUCT PREVIEW



PARAMETER MEASUREMENT INFORMATION




Figure 14. Self-Refresh-Cycle Timing

PRODUCT PREVIEW

device symbolization (TMS416169P illustrated)

