

20-BIT, TWO PORT BUS SWITCH

FEATURES:


- · Bus switches provide zero delay paths
- Low switch on-resistance
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- · Hot insertion capability
- Very low power dissipation
- · Available in SSOP and TSSOP packages

DESCRIPTION:

The FST163861 belongs to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source capability. They generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased, the device conducts and the resistance between input and output ports is small. With-out adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no Vcc applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.

FUNCTIONAL BLOCK DIAGRAM



1

B10

B11

B12

B13

B14

B15


B16

B17

B18

B19

PINCONFIGURATION



SSOP/ TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7	V
Tstg	Storage Temperature	–65 to +150	°C
Ιουτ	Maximum Continuous Channel Current	128	mA

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc, Control, and Switch terminals.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Тур.	Unit
CIN	Control Input Capacitance		6	рF
Ci/o	Switch Input/Output Capacitance	Switch Off	12	pF

NOTES:

1. Capacitance is characterized but not tested.

2. TA = $25^{\circ}C$, f = 1MHz, VIN = 0V, VOUT = 0V.

PIN DESCRIPTION

Pin Names	Description
A x A Port Bits	
Вx	B Port Bits
xŌĒ	Output Enable Inputs (Active LOW)

FUNCTION TABLE⁽¹⁾

Inputs	
xOE	Outputs
L	Connect A to B
Н	Disconnect A from B

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 ${\it Following \, Conditions \, Apply \, Unless \, Otherwise \, Specified:}$

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = 5.0V $\pm 10\%$

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур.(2)	Max.	Unit
Vih	Control Input HIGH Voltage	Guaranteed Logic HIGH for Co	Guaranteed Logic HIGH for Control Inputs		_	_	V
VIL	Control Input LOW Voltage	Guaranteed Logic LOW for Col	Guaranteed Logic LOW for Control Inputs		_	0.8	V
Ін	Control Input HIGH Current	Vcc = Max.	VI = VCC	-	-	±1	μA
lıL	Control Input LOW Current		VI = GND		_	±1	
Іоzн	Current During	Vcc = Max., Vo = 0 to 5V		_	_	±1	μA
Iozl	Bus Switch Disconnect			—	—	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
IOFF	Switch Power Off Leakage	Vcc = 0V, VIN or Vo ≤ 5.5 V		_	_	±1	μA
lcc	Quiescent Power Supply Current	VCC = Max., VIN = GND or VC	CC	-	0.1	3	μA

BUS SWITCH IMPEDANCE OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = $5.0V \pm 10\%$

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Ron	Switch On Resistance, A to B ⁽²⁾	$V_{IN} = 0V$, $I_{ON} = 12mA$	_	5	7	Ω
		VIN = 2.4V, ION = 8mA	—	10	15	
los	Short Circuit Current, A to B ⁽³⁾	A(B) = 0V, B(A) = Vcc	100	_	_	mA

NOTES:

1. Typical values are at Vcc = 5.0V, +25°C ambient.

2. The voltage drop between the indicated ports divided by the current through the switch.

3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Тур. ⁽²⁾	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = Max.$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
ICCD	Dynamic Power Supply Current ^(4,5)	Vcc = Max., Outputs Open Enable Pin Toggling 50% Duty Cycle	VIN = VCC VIN = GND	—	30	400	µA/ MHz/ Enable
lc	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open Two Enable Pins Toggling	Vin = Vcc Vin = GND	_	0.6	8	mA
		fi = 10MHz 50% Duty Cycle	VIN = 3.4V VIN = GND	_	0.7	9.5	

NOTES:

- 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. TA = -40°C to +85°C
- 2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input (VIN = 3.4V). All other inputs at Vcc or GND. Switch inputs do not contribute to △Icc.

4. This parameter represents the current required to switch the internal capacitance of the control inputs at the specified frequency.

- Switch inputs generate no significant power supply currents as they transition. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. CPD = IccD/Vcc
- CPD = Power Dissipation Capacitance
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - $IC = ICC + \Delta ICC DHNT + ICCD (fiN)$
 - Icc = Quiescent Current
 - Δ Icc = Power Supply Current for a TTL High Input (VIN = 3.4V)
 - DH = Duty Cycle for TTL Inputs High
 - $\ensuremath{\mathsf{NT}}$ = Number of TTL Inputs at $\ensuremath{\mathsf{DH}}$
 - ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 - fi = Control Input Frequency
 - N = Number of Control Inputs Toggling at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, VCC = $5.0V \pm 10\%$

			Vcc = 5V ± 10%)	Vcc = 4V	
Symbol	Description ⁽¹⁾	Min.	Тур.	Max.	Max.	Unit
t PLH	Data Propagation Delay	-	—	0.25	0.25	ns
t PHL	A to B, B to A ⁽²⁾					
tрzн	Switch CONNECT Delay	1.5	—	6.5	7	ns
t PZL	xOE to A or B					
t PHZ	Switch DISCONNECT Delay	1.5	—	7	7	ns
t PLZ	xOE to A or B					
Qcı	Charge Injection During Switch DISCONNECT $x\overline{\text{OE}}$ to A or B ⁽³⁾	—	1.5	_	_	рС

NOTES:


1. See test circuits and waveforms.

2. The bus switch contributes no Propagation Delay other than the RC Delay of the load interacting with the RC of the switch.

3. |Qci| is the charge injection for a single switch DISCONNECT and applies to either single switches or multiplexers. Charge injection is reduced because the injection from the DISCONNECT of the first path is compensated by the CONNECT of the second path.

IDT74FST163861 20-BIT, TWO PORT BUS SWITCH

TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs


SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.




NOTES:


1. Select is used with multiplexers for measuring IQDCII during multiplexer select. During all other tests Enable is used.

Charge Injection


- 2. Used with multiplexers to measure IQDCII only.
- 3. Charge Injection = Δ Vout CL, with Enable toggling for IQcII or Select toggling for IQpcII. Δ Vout is the change in Vout and is measured with a 10M Ω probe.




INDUSTRIAL TEMPERATURE RANGE



Propagation Delay



Set-up, Hold, and Release Times




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; tr ≤ 2.5ns; tr ≤ 2.5ns.

ORDERING INFORMATION



DATA SHEET DOCUMENT HISTORY

5/21/2002 Removed TVSOP package



CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 *for SALES:* 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com *for Tech Support:* logichelp@idt.com (408) 654-6459