√54H/74H78*©//5≥0* √54LS/74LS78*01/519*

DUAL JK FLIP-FLOP

(With Common Clear and Clock and Separate Set Inputs)

DESCRIPTION — The 'H78 is a dual JK master/slave flip-flop with separate Direct Set inputs, a common Direct Clear input and a common Clock Pulse input. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the circuitry which connects the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave. The logic state of the J and K inputs must not be allowed to change when the clock pulse is in a HIGH state.

TRUTH TABLE


Į IN	IPUTS	OUTPUT
	@ t _n	@ t _{n + 1}
J	Κ	Q
L	L	Qn
L	н	L
Н	L	н
Н	н	$\overline{\mathbf{Q}}_{n}$

H = HIGH Voltage Level

L = LOW Voltage Level tn = Bit time before clock pulse.

tn + 1 = Bit time after clock pulse.

CLOCK WAVEFORM



Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D is makes both Q and \overline{Q} HIGH

The 'LS78 is a dual JK, negative edge-triggered flip-flop which also offers separate Direct Set inputs, a common Direct Clear and common Clock Pulse input. When the Clock Pulse input is HIGH, the JK inputs are enabled and data is accepted. This data will be transferred to the outputs according to the Truth Table on the HIGH-to-LOW clock transitions.


ORDERING CODE: See Section 9

•	PKG
$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	
	9A
	1 3^
	6A
	1 0
	31
	31


CONNECTION DIAGRAMS PINOUT A



PINOUT B



LOGIC SYMBOL




INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
1, J2, K1, K2	Data Inputs	1.25/1.25	0.5/0.25
P D	Clock Pulse Input (Active Falling Edge) Direct Clear Input (Active LOW)	2.5/2.5	4.0/1.0
D _		5.0/5.0	3.0/1.0
D1, SD2	Direct Set Inputs (Active LOW)	2.5/2.5	1.5/0.5
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	12.5/12.5	10/5.0
			(2.5)

LOGIC DIAGRAM

(one half shown)



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/	74H	54/	74LS	UNITS	CONDITIONS
		Min	Max	Min	Max	OMITS	CONDITIONS
lcc	Power Supply Current		50		8.0	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISITICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74H C _L = 25 pF R _L = 280 Ω		UNITS	CONDITIONS
		Min Max	Min Max	i	
fmax	Maximum Clock Frequency	25	30	MHz	Figs. 3-1, 3-9
tplH tpHL	Propagation Delay CP to Q _n or Q _n	21 27	20 30	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CD or SDn to Qn or Qn	13 24	20 30	ns	Figs. 3-1, 3-10

SYMBOL	PARAMETER	54/74H		54/74LS		UNITS	CONDITIONS
		Min	Max	Min	Max	UNITS	CONDITIONS
ts (H)	Setup Time HIGH Jn or Kn to CP	0		20		ns	Fig. 3-18 ('H78) Fig. 3-7 ('LS78)
t _h (H)	Hold Time HIGH Jn or Kn to CP	0		0		ns	
t _s (L)	Setup Time LOW Jn or Kn to CP	0	* 1-	20		ns	
t _h (L)	Hold Time LOW Jn or Kn to CP	0		0		ns	
t _w (H) t _w (L)	CP Pulse Width	12 28		20 13.5		ns	Fig. 3-9
tw (L)	CD or Son Pulse Width LOW	16		25		ns	Fig. 3-10