74LVT16543 3.3V ABT 16-Bit Registered Transceiver with TRI-STATE® Outputs

General Description

The 'LVT16543 16-bit transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. Each byte has separate control inputs, which can be shorted together for full 16-bit operation.

These transceivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT16543 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining a low power dissipation.


Features

- Input and output interface capability to systems at 5V V_{CC}
- Bus-Hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Available in SSOP and TSSOP
- Functionally compatible with the 74 series 16543
- Latch-up performance exceeds 500 mA

Pin Descriptions

Pin Names	Description		
OEAB _n	A-to-B Output Enable Input (Active LOW)		
OEBA ₀	B-to-A Output Enable Input (Active LOW)		
CEAB _n	A-to-B Enable Input (Active LOW)		
CEBA _n	B-to-A Enable Input (Active LOW)		
LEAB	A-to-B Latch Enable Input (Active LOW)		
LEBA _n	B-to-A Latch Enable Input (Active LOW)		
A ₀ -A ₁₅	A-to-B Data Inputs or		
	B-to-A TRI-STATE Outputs		
B ₀ -B ₁₅	B-to-A Data Inputs or		
	A-to-B TRI-STATE Outputs		

Logic Symbol




TL/F/12449-1

	SSOP EIAJ	TSSOP
Order Number	74LVT16543MEA 74LVT16543MEAX	74LVT16543MTD 74LVT16543MTDX
NS Package Number	MS56A	MTD56

Connection Diagram

Pin Assignment for SSOP and TSSOP



TL/F/12449-2

Functional Description

The 'LVT16543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable (CEAB) input must be low in order to enter data from the A port or take data from the B port as indicated in the Data I/O Control Table. With CEAB low, a low signal on (LEAB) input makes the A to B latches transparent; a subsequent low to high transition of the LEAB line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA. Each byte has separate control inputs, allowing the device to be used as two 8-bit transceivers or as one 16-bit transceiver.

Data I/O Control Table

Inputs		Latch Status	Output Buffers	
CEAB _n	LEAB _n	OEAB _n	(Byte n)	(Byte n)
Н	Х	Х	Latched	High Z
X	н	X	Latched	_
L	L	X	Transparent	_
×	X	H	_	High Z
L	X	L	L	Driving


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{\text{CEBA}}_n$, $\overline{\text{LEBA}}_n$ and $\overline{\text{OEBA}}_n$

Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagrams (Continued)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.