


16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

TI0245—D3586, JUNE 1990

- **Members of Texas Instruments Widebus™ Family**
- **Packaged in Shrink Small-Outline 300-mil Packages (SSOP) and 380-mil Fine-Pitch Ceramic Flat Packages Using 25-mil Center-to-Center Pin Spacings**
- **3-State Outputs Drive Bus Lines Directly**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Distributed V_{CC} and GND Configurations to Minimize High-Speed Switching Noise**
- **EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process**
- **500-mA Typical Latch-Up Immunity at 125°C**

54AC16657 ... WD PACKAGE
74AC16657 ... DL PACKAGE
(TOP VIEW)



description

The 'AC16657 contains two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive input (1T/ \bar{R} or 2T/ \bar{R}) determines the direction of data flow. When 1T/ \bar{R} (or 2T/ \bar{R}) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when 1T/ \bar{R} (or 2T/ \bar{R}) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable input 1OE (or 2OE) is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the 1ERROR (or 2ERROR) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if 1ODD/EVEN is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then 1ERROR is low, indicating a parity error.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 855303 • DALLAS, TEXAS 75285

Copyright © 1990, Texas Instruments Incorporated

PRODUCT PREVIEW

54AC16657, 74AC16657
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS
AND 3-STATE OUTPUTS

D3586, JUNE 1990—TI0245

The 'AC16657 is packaged in TI's shrink small-outline package, which provides twice the I/O pin count and functionality of a standard small-outline package in the same printed-circuit-board.

The 54AC16657 is characterized over the full military temperature range of -55°C to 125°C . The 74AC16657 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE, EACH SECTION

NUMBER OF A OR B INPUTS THAT ARE HIGH	INPUTS			INPUT/OUTPUT	OUTPUTS	
	OE	T/R	ODD/EVEN	PARITY	ERROR	OUTPUT MODE
0, 2, 4, 6, 8	L	H	H	H	Z	Transmit
	L	H	L	L	Z	Transmit
	L	L	H	H	H	Receive
	L	L	H	L	L	Receive
	L	L	L	H	L	Receive
1, 3, 5, 7	L	L	L	L	H	Receive
	L	H	H	L	Z	Transmit
	L	H	L	H	Z	Transmit
	L	L	H	H	L	Receive
	L	L	H	L	H	Receive
DON'T CARE	L	L	L	H	H	Receive
	L	L	L	L	L	Receive
	H	X	X	Z	Z	Z


PRODUCT PREVIEW



54AC16657, 74AC16657
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS
AND 3-STATE OUTPUTS

T10245—D3586, JUNE 1990

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW



54AC16657, 74AC16657
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS
AND 3-STATE OUTPUTS

D3586, JUNE 1990—TI0245

logic diagram, each transceiver (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

54AC16657, 74AC16657 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

TI0245—D3586, JUNE 1990

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND pins	± 500 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

recommended operating conditions

		54AC16657			74AC16657			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V_{CC}	Supply voltage (see Note 2)	3	5	5.5	3	5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 3$ V		2.1	$V_{CC} = 3$ V		2.1	V
		$V_{CC} = 4.5$ V		3.15	$V_{CC} = 4.5$ V		3.15	
		$V_{CC} = 5.5$ V		3.85	$V_{CC} = 5.5$ V		3.85	
V_{IL}	Low-level input voltage	$V_{CC} = 3$ V			$V_{CC} = 3$ V		0.9	V
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		1.35	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		1.65	
V_I	Input voltage	0		V_{CC}	0		V_{CC}	V
V_O	Output voltage	0		V_{CC}	0		V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		-4	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		-24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		-24	
I_{OL}	Low-level output current	$V_{CC} = 3$ V			$V_{CC} = 3$ V		12	mA
		$V_{CC} = 4.5$ V			$V_{CC} = 4.5$ V		24	
		$V_{CC} = 5.5$ V			$V_{CC} = 5.5$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0		10	0		10	ns/V
T_A	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All V_{CC} and GND pins must be connected to the proper voltage power supply.

PRODUCT PREVIEW



**54AC16657, 74AC16657
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS
AND 3-STATE OUTPUTS**

D3586, JUNE 1990—T10245

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54AC16657		74AC16657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	3 V	2.9			2.9	2.9		V	
		4.5 V	4.4			4.4	4.4			
		5.5 V	5.4			5.4	5.4			
	I _{OH} = -4 mA	3 V	2.58			2.4	2.48			
		4.5 V	3.94			3.7	3.8			
	I _{OH} = -24 mA	5.5 V	4.94			4.7	4.8			
I _{OH} = -50 mA [†]	5.5 V				3.85					
I _{OH} = -75 mA [†]	5.5 V					3.85				
V _{OL}	I _{OL} = 50 μA	3 V			0.1	0.1	0.1	0.1	V	
		4.5 V			0.1	0.1	0.1	0.1		
		5.5 V			0.1	0.1	0.1	0.1		
	I _{OL} = 12 mA	3 V			0.36	0.5	0.44	0.44		
		4.5 V			0.36	0.5	0.44	0.44		
	I _{OL} = 24 mA	5.5 V			0.36	0.5	0.44	0.44		
I _{OL} = 50 mA [†]	5.5 V				1.65					
I _{OL} = 75 mA [†]	5.5 V					1.65				
I _I	Control inputs	V _I = V _{CC} or GND	5.5 V		±0.1	±1	±1	±1	μA	
I _{OZ}	A or B ports [‡]	V _O = V _{CC} or GND	5.5 V		±0.5	±10	±5	±5	μA	
I _{CC}		V _I = V _{CC} or GND, I _O = 0	5.5 V		8	160	80		μA	
C _I	Control inputs	V _I = V _{CC} or GND	5 V		4.5				pF	
C _{IO}	A or B ports	V _O = V _{CC} or GND	5 V		16				pF	

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T _A = 25°C			54AC16657		74AC16657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	A or B	B or A							ns	
t _{PHL}										
t _{PLH}	A _n	PARITY						ns		
t _{PHL}										
t _{PLH}	ODD/EVEN	PARITY, ERROR						ns		
t _{PHL}										
t _{PLH}	B _n	ERROR						ns		
t _{PHL}										
t _{PLH}	PARITY	ERROR						ns		
t _{PHL}										
t _{PZH}	OE	A _n , B _n , PARITY or ERROR						ns		
t _{PZL}										
t _{PHZ}	OE	A _n , B _n , PARITY or ERROR						ns		
t _{PLZ}										

PRODUCT PREVIEW



54AC16657, 74AC16657
**16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS
 AND 3-STATE OUTPUTS**

TI0245—D3586, JUNE 1990

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Note 3)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$T_A = 25^\circ\text{C}$			54AC16657		74AC16657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{PLH}	A or B	B or A							ns	
t_{PHL}										
t_{PLH}	A_n	PARITY						ns		
t_{PHL}										
t_{PLH}	ODD/EVEN	PARITY, ERROR						ns		
t_{PHL}										
t_{PLH}	B_n	ERROR						ns		
t_{PHL}										
t_{PLH}	PARITY	ERROR						ns		
t_{PHL}										
t_{PZH}	\overline{OE}	$A_n, B_n, \text{PARITY or ERROR}$						ns		
t_{PZL}										
t_{PHZ}	\overline{OE}	$A_n, B_n, \text{PARITY or ERROR}$						ns		
t_{PLZ}										

NOTE 3: Load circuit and voltage waveforms are shown in Section 1.

operating characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	$C_L = 50\text{ pF}$, $f = 1\text{ MHz}$		pF
		Outputs disabled			

PRODUCT PREVIEW

