SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

20 Vcc 19 🛛 OE

18 B<sub>0</sub>

17 🛛 B<sub>1</sub>

16 🛛 B<sub>2</sub>

15 B<sub>3</sub>

14 🛛 B<sub>4</sub>

13 🛛 B<sub>5</sub>

12 B<sub>6</sub>

CY54FCT245T . . . D PACKAGE

CY74FCT245T ... P, Q, OR SO PACKAGE

(TOP VIEW)

т/<mark>R</mark> Г

A<sub>0</sub> [] 2

A<sub>1</sub> 3

A<sub>2</sub> 4 A<sub>3</sub> [] 5

A₄ 6

A<sub>6</sub> [] 8

A<sub>7</sub> 9

17

 $A_5$ 

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise **Characteristics**
- Ioff Supports Partial-Power-Down Mode • Operation
- **ESD Protection Exceeds JESD 22**  2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
    - 1000-V Charged-Device Model (C101)
- **Matched Rise and Fall Times**
- Fully Compatible With TTL Input and **Output Logic Levels**
- CY54FCT245T 48-mA Output Sink Current 12-mA Output Source Current
- **CY74FCT245T** • 64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

#### description

The 'FCT245T devices contain eight noninverting bidirectional buffers with 3-state outputs and are intended for bus-oriented applications.

The transmit/receive  $(T/\overline{R})$  input determines the direction of data flow through these bidirectional transceivers. Transmit (active high) enables data from A ports to B ports. The output enable ( $\overline{OE}$ ), when high, disables both the A and B ports by putting them in the high-impedance state.

These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

Ģ		11	] В <sub>7</sub>	
CY	54FCT245 (TO	T L I P VIEW)	-	AGE
	A1 A0	T/R CCC	СП	
A <sub>2</sub> A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> A <sub>6</sub>	] 4 ] 5 ] 6 ] 7 ] 8 9 10		18 L 17 [ 16 [ 15 [ 3 ]	B <sub>0</sub> B <sub>1</sub> B <sub>2</sub> B <sub>3</sub> B <sub>4</sub>
	ซี			

# CY54FCT245T, CY74FCT245T 8-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

т <sub>А</sub>	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING								
	QSOP – Q	Tape and reel	3.8	CY74FCT245DTQCT	FCT245D								
	QSOP – Q	Tape and reel	4.1	CY74FCT245CTQCT	FCT245C								
	8010 80	Tube	4.1	CY74FCT245CTSOC	FCT245C								
	SOIC – SO	Tape and reel	4.1	CY74FCT245CTSOCT	FC1245C								
–40°C to 85°C	DIP – P	Tube	4.6	CY74FCT245ATPC	CY74FCT245ATPC								
	QSOP – Q	Tape and reel	4.6	CY74FCT245ATQCT	FCT245A								
	00 00	Tube	4.6	CY74FCT245ATSOC	ECT2454								
	SOIC – SO	Tape and reel	4.6	CY74FCT245ATSOCT	FCT245A								
	QSOP – Q	Tape and reel	7	CY74FCT245TQCT	FCT245								
	SOIC – SO	Tube	7	CY74FCT245TSOC	F0T045								
	5010 - 50	Tape and reel	7	CY74FCT245TSOCT	FCT245								
	CDIP – D	Tube	4.5	CY54FCT245CTDMB									
	LCC – L	Tube	4.5	CY54FCT245CTLMB									
–55°C to 125°C	CDIP – D	Tube	4.9	CY54FCT245ATDMB									
-55 C 10 125 C	LCC – L	Tube	4.9	CY54FCT245ATLMB									
	CDIP – D	Tube	7.5	CY54FCT245TDMB									
	LCC – L	Tube	7.5	CY54FCT245TLMB									

#### **ORDERING INFORMATION**


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE

INP	UTS	OPERATION
OE	T/R	OPERATION
L	L	B data to bus A
L	н	A data to bus B
Н	Х	Z

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedancestate

## logic diagram (positive logic)





SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential		–0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1):	P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied,	, T <sub>A</sub>	-65°C 1	to 135°C
Storage temperature range, T <sub>stg</sub>		-65°C 1	to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 2)

		CY	54FCT24	.5T	CY7 CY7 CY7 CY7	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			48			64	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				CY	54FCT24	45T	CY	74FCT24	45T	
PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	MIN	түр†	MAX	UNIT
Maria	V <sub>CC</sub> = 4.5 V,	I <sub>IN</sub> = -18 mA			-0.7	-1.2				V
VIK	V <sub>CC</sub> = 4.75 V,	I <sub>IN</sub> = -18 mA						-0.7	-1.2	v
	V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -12 mA		2.4	3.3					
VOH	V <sub>CC</sub> = 4.75 V	I <sub>OH</sub> = -32 mA					2			V
	VCC = 4.75 V	I <sub>OH</sub> = -15 mA					2.4	3.3		
Ve	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 48 mA			0.3	0.55				v
VOL	V <sub>CC</sub> = 4.75 V,	I <sub>OL</sub> = 64 mA						0.3	0.55	v
V <sub>hys</sub>	All inputs				0.2			0.2		V
1.	V <sub>CC</sub> = 5.5 V,	$V_{IN} = V_{CC}$				5				μA
łı	V <sub>CC</sub> = 5.25 V,	$V_{IN} = V_{CC}$							5	μА
I	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 2.7 V				±1				μA
ΙΗ	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V							±1	μΛ
١L	V <sub>CC</sub> = 5.5 V,	V <sub>IN</sub> = 0.5 V				±1				μA
ЧL	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V							±1	μΛ
10711	$V_{CC} = 5.5 V,$	V <sub>OUT</sub> = 2.7 V				10				μA
IOZH	V <sub>CC =</sub> 5.25 V,	V <sub>OUT</sub> = 2.7 V							10	μΛ
IOZL	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0.5 V				-10				μA
'OZL	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V							-10	μ
los‡	V <sub>CC</sub> = 5.5 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225				mA
105+	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V					-60	-120	-225	
l <sub>off</sub>	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1			±1	μA
	V <sub>CC</sub> = 5.5 V,	$V_{IN} \leq 0.2 \text{ V}, \qquad V_{I}$	$N \ge V_{CC} - 0.2 V$		0.1	0.2				mA
Icc	V <sub>CC</sub> = 5.25 V,	$V_{IN} \leq 0.2 V$ , $V_{I}$	$N \ge V_{CC} - 0.2 V$					0.1	0.2	IIIA
	$V_{CC}$ = 5.5 V, $V_{IN}$ =	3.4 $V$ <sup>§</sup> , f <sub>1</sub> = 0, Outputs of	open		0.5	2				
∆ICC	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> =	= 3.4 V <sup>§</sup> , f <sub>1</sub> = 0, Outputs	sopen					0.5	2	mA
loca	$V_{CC} = 5.5 \text{ V}, \text{ One in}$ Outputs open, T/R c $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge$		uty cycle,		0.06	0.12				mA
ICCD <b>I</b>	$V_{CC} = 5.25 \text{ V}, \text{ One}$ Outputs open, T/R o $V_{IN} \le 0.2 \text{ V}$ or $V_{IN} \ge$	duty cycle,					0.06	0.12	MH	

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at V<sub>CC</sub> or GND

This parameter is derived for use in total power-supply calculations.



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

		TEST CONDITION		CY	54FCT2	45T	CY	74FCT24	15T	
PARAMETER		TEST CONDITION	5	MIN	түр†	MAX	MIN	түр†	MAX	UNIT
		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	V <sub>CC</sub> = 5.5 V, O <u>ut</u> put <u>s op</u> en,	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND		1.2	3.4				
	T/R or $OE = GND$	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$		1.3	2.6				
IC#	lo#	at 50% duty cycle	$V_{IN}$ = 3.4 V or GND		3.3	10.6ll				mA
10		One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$					0.7	1.4	IIIA
	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1.2	3.4	
	Outputs open, T/R or OE = GND	Eight bits switching at f <sub>1</sub> = 2.5 MHz	$\begin{array}{l} V_{IN} \leq 0.2 V \text{ or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \end{array}$					1.3	2.6ll	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6	
Ci					5	10		5	10	pF
Co					9	12		9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

 ${}^{\#}IC = ICC + \Delta ICC \times DH \times NT + ICCD (f_0/2 + f_1 \times N_1)$ 

Where:

- = Total supply current lC.
- ICC = Power-supply current with CMOS input levels
- $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)

 $D_H$  = Duty cycle for TTL inputs high NT = Number of TTL inputs at  $D_H$ 

- I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)
- = Clock frequency for registered devices, otherwise zero fo
- = Input signal frequency f1
- N<sub>1</sub> = Number of inputs changing at f1
- All currents are in milliamperes and all frequencies are in megahertz.

I Values for these conditions are examples of the I<sub>CC</sub> formula.



# CY54FCT245T, CY74FCT245T **8-BIT TRANSCEIVERS** WITH 3-STATE OUTPUTS SCCS018B – MAY 1994 – REVISED NOVEMBER 2001

## switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FCT245T		CY54FC1	245AT	CY54FC1	UNIT	
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.5	7.5	1.5	4.9	1.5	4.5	20
<sup>t</sup> PHL	AUB	BUIA	1.5	7.5	1.5	4.9	1.5	4.5	ns
<sup>t</sup> PZH	OE or T/R	A or B	1.5	10	1.5	6.5	1.5	6.2	
<sup>t</sup> PZL	OE OF 1/R	AUB	1.5	10	1.5	6.5	1.5	6.2	ns
<sup>t</sup> PHZ	$\overline{OE}$ or T/R	A or B	1.5	10	1.5	6	1.5	5.2	
<sup>t</sup> PLZ	OE OF 1/R	AUB	1.5	10	1.5	6	1.5	5.2	ns

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	T245T	CY74FCT245AT		CY74FCT245CT		CY74FC1	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	A or B	B or A	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	-
<sup>t</sup> PHL	AUB	BUIA	1.5	7	1.5	4.6	1.5	4.1	1.5	3.8	ns
<sup>t</sup> PZH	$\overline{OE}$ or T/R	A or B	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	ns
<sup>t</sup> PZL	OE OF 1/R	AUB	1.5	9.5	1.5	6.2	1.5	5.8	1.5	5	115
<sup>t</sup> PHZ	$\overline{OE}$ or T/R	A or B	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	ns
<sup>t</sup> PLZ	OE OF I/R	AUB	1.5	7.5	1.5	5	1.5	4.8	1.5	4.3	115



SCCS018B - MAY 1994 - REVISED NOVEMBER 2001



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





25-Sep-2013

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9221401M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Samples
5962-9221401MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221401MR A	Samples
5962-9221403M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221403M2A	Samples
5962-9221403MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Samples
5962-9221405M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Samples
5962-9221405MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221405MR A	Samples
CY54FCT245ATDMB	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9221403MR A CY54FCT245ATDM B	Samples
CY54FCT245CTLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221405M2A CY54FCT 245CTLMB	Samples
CY54FCT245TLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9221401M2A CY54FCT 245TLMB	Samples
CY74FCT245ATPC	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Samples
CY74FCT245ATPCE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT245ATPC	Samples
CY74FCT245ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Samples



# PACKAGE OPTION ADDENDUM

25-Sep-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CY74FCT245ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Samples
CY74FCT245ATQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245A	Sample
CY74FCT245ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245ATSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245A	Samples
CY74FCT245CTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245C	Samples
CY74FCT245CTQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245C	Samples
CY74FCT245CTQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245C	Samples
CY74FCT245CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245C	Samples
CY74FCT245CTSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245C	Samples
CY74FCT245CTSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245C	Sample
CY74FCT245DTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245D	Samples
CY74FCT245DTQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245D	Samples
CY74FCT245DTQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245D	Samples
CY74FCT245TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245	Samples



25-Sep-2013

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
CY74FCT245TQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245	Samples
CY74FCT245TQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT245	Samples
CY74FCT245TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCTE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples
CY74FCT245TSOCTG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT245	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

# PACKAGE OPTION ADDENDUM

25-Sep-2013

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION


www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Device	Packago	Package	Dine	SDU	
*All dimensions are nominal					

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT245ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CY74FCT245CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245DTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT245TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-Aug-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT245ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT245CTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245DTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT245TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AC.



# LAND PATTERN DATA



NOTES:


A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DBQ (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AD.





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated