




# Octal D-Type Flip-Flop With Transparent Latch and 3-State Outputs

ELECTRICALLY TESTED PER:  
MIL-M-38510/32502

The 54LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets setup times is latched. Data appears on the bus when the Output Enable ( $\overline{OE}$ ) is LOW. When  $\overline{OE}$  is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Input Clamp Diodes Limit High-Speed Termination Effects

## LOGIC DIAGRAM



## Military 54LS373



### AVAILABLE AS:

- 1) JAN: JM38510/32502BXA
- 2) SMD: N/A
- 3) 883: 54LS373/BXAJC

X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: CERDIP: R  
CERFLAT: S  
LCC: 2

THE LETTER "M" APPEARS  
BEFORE THE / ON LCC.

### PIN ASSIGNMENTS

FUNCT.	DIL 732-03	FLATS 737-02	LCC 756A-02	BURN-IN (COND. A)
$\overline{OE}$	1	1	1	VCC
Q <sub>0</sub>	2	2	2	VCC
D <sub>0</sub>	3	3	3	VCC
D <sub>1</sub>	4	4	4	VCC
Q <sub>1</sub>	5	5	5	VCC
Q <sub>2</sub>	6	6	6	VCC
D <sub>2</sub>	7	7	7	VCC
D <sub>3</sub>	8	8	8	VCC
Q <sub>3</sub>	9	9	9	VCC
GND	10	10	10	GND
LE	11	11	11	VCC
Q <sub>4</sub>	12	12	12	VCC
D <sub>4</sub>	13	13	13	VCC
D <sub>5</sub>	14	14	14	VCC
Q <sub>5</sub>	15	15	15	VCC
Q <sub>6</sub>	16	16	16	VCC
D <sub>6</sub>	17	17	17	VCC
D <sub>7</sub>	18	18	18	VCC
Q <sub>7</sub>	19	19	19	VCC
VCC	20	20	20	VCC

BURN-IN CONDITIONS:  
VCC = 5.0 V MIN/6.0 V MAX

# 54LS373

TRUTH TABLE			
Inputs		Outputs	
D <sub>n</sub>	LE	OE	Q <sub>n</sub>
H	H	L	H
L	H	L	L
X	X	H	Z*

H = HIGH Logic Level


L = LOW Logic Level

X = Immaterial


Z = High Impedance

\*Note: Contents of flip-flop unaffected by the state of the Output Enable input (OE)

## CONNECTION DIAGRAM




## TRI-STATE SWITCHING TEST CIRCUIT



5

## WAVEFORMS




### NOTES:


- All diodes are 1N3064, or equivalent.
- Output control pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_p(\text{input}) \geq 200 \text{ ns}$   
 and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
- $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
- The diode and resistor shown within the dotted area are optional. When the diode and resistor are used,  $V_{BIAS}$  shall be 5.5 V for all tests except for  $t_{PHZ}$ ; for  $t_{PHZ}$  tests,  $V_{BIAS}$  shall be -0.6 V.
- Terminal conditions (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

# 54LS373

## SYNCHRONOUS SWITCHING (HIGH-LEVEL DATA) TEST CIRCUIT



## WAVEFORMS




### NOTES:


1. Enable input pulse has the following characteristics:  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_f \leq 6.0 \text{ ns}$ .
2. D input has the following characteristics:  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_{setup} = 5.0 \text{ ns}$ ,  $t_{hold} = 20 \text{ ns}$ ,  $t_p = 25 \text{ ns}$ .
3. All diodes are 1N3064, or equivalent.
4.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
5. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used,  $V_{BIAS}$  shall be 5.5 V for all tests except for  $t_{PHZ}$ ; for  $t_{PHZ}$  tests  $V_{BIAS}$  shall be  $-0.6 \text{ V}$ .
6. Terminal condition (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

# 54LS373

## SYNCHRONOUS SWITCHING (LOW-LEVEL DATA) TEST CIRCUIT



## WAVEFORMS



### NOTES:

1. Enable input characteristics for  $t_{PHL2}$  and  $t_{PLH2}$ :  
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$ ,  $t_r \leq 15 \text{ ns}$ ,  $t_f \leq 6.0 \text{ ns}$ ,  $t_p(\text{Enable}) = 15 \text{ ns}$  and  $\text{PRR} \leq 1.0 \text{ MHz}$ .
2. All diodes are 1N3064, or equivalent.
3.  $C_L = 50 \text{ pF} \pm 10\%$  (including jig and probe capacitance).
4. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used,  $V_{BIAS}$  shall be  $5.5 \text{ V}$  for all tests except for  $t_{PHZ}$ ; for  $t_{PHZ}$  tests  $V_{BIAS}$  shall be  $-0.6 \text{ V}$ .
5. Terminal conditions (pins not designated may be high  $\geq 2.0 \text{ V}$ , low  $\leq 0.7 \text{ V}$ , or open).

## 54LS373

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 1		Subgroup 2		Subgroup 3			
		Min	Max	Min	Max	Min	Max		
V <sub>OH</sub>	Logical "1" Output Voltage	2.4		2.4		2.4		V	V <sub>CC</sub> = 4.5 V, I <sub>OH</sub> = - 1.0 mA, V <sub>IH</sub> = 2.0 V, other inputs are open, $\overline{OE}$ = 0.7 V, LE = 2.0 V.
V <sub>OL</sub>	Logical "0" Output Voltage		0.4		0.4		0.4	V	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 12 mA, V <sub>IL</sub> = 0.7 V, other inputs are open, LE = 2.0 V, $\overline{OE}$ = 0.7 V.
V <sub>IC</sub>	Input Clamping Voltage		- 1.5					V	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = - 18 mA, other inputs are open.
I <sub>IH</sub>	Logical "1" Input Current		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IH</sub> = 2.7 V, other inputs are open.
I <sub>IHH</sub>	Logical "1" Input Current		100		100		100	μA	V <sub>CC</sub> = 5.5 V, V <sub>IHH</sub> = 5.5 V, other inputs are open.
I <sub>IL1</sub>	Logical "0" Input Current		- 400		- 400		- 400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> ( $\overline{OE}$ ) = 0.4 V, other inputs are open.
I <sub>IL2</sub>	Logical "0" Input Current	- 105	- 345	- 105	- 345	- 105	- 345	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V, other inputs are open.
I <sub>IL3</sub>	Logical "0" Input Current		- 400		- 400		- 400	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> (LE) = 0.4 V, other inputs are open.
I <sub>OS</sub>	Output Short Circuit Current	- 30	- 130	- 30	- 130	- 30	- 130	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V, other inputs are open, V <sub>OUT</sub> = GND, LE = 5.5 V, $\overline{OE}$ = GND.
I <sub>IOZH</sub>	Output Off Current High		20		20		20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 2.0 V, other inputs are open, V <sub>OUT</sub> = 2.7 V, $\overline{OE}$ = 4.5 V, LE = 4.5 V.
I <sub>IOZH</sub>	Output Off Current Low		- 20		- 20		- 20	μA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0.7 V, other inputs are open, V <sub>OUT</sub> = 0.4 V, $\overline{OE}$ = 4.5 V, LE = 4.5 V.
I <sub>CCH</sub>	Power Supply Current Off		40		40		40	mA	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 4.5 V (LE, $\overline{OE}$ ), other inputs are open.
V <sub>IH</sub>	Logical "1" Input Voltage	2.0		2.0		2.0		V	V <sub>CC</sub> = 4.5 V.
V <sub>IL</sub>	Logical "0" Input Voltage		0.7		0.7		0.7	V	V <sub>CC</sub> = 4.5 V.
	Functional Tests	Subgroup 7		Subgroup 8A		Subgroup 8B			per Truth Table with V <sub>CC</sub> = 5.0 V, V <sub>INL</sub> = 0.4 V, and V <sub>INH</sub> = 2.4 V.

54LS373

Symbol	Parameter	Limits						Unit	Test Condition (Unless Otherwise Specified)
		+ 25°C		+ 125°C		- 55°C			
		Subgroup 9		Subgroup 10		Subgroup 11			
		Min	Max	Min	Max	Min	Max		
t <sub>PHL1</sub> t <sub>PHL1</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	3.0 —	18 18	3.0 —	24 23	3.0 —	24 23	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PLH1</sub> t <sub>PLH1</sub>	Propagation Delay D <sub>n</sub> to Q <sub>n</sub>	3.0 —	18 18	3.0 —	24 23	3.0 —	24 23	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PHL2</sub> t <sub>PHL2</sub>	Propagation Delay LE to Q <sub>n</sub>	3.0 —	30 30	3.0 —	39 38	3.0 —	39 38	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PLH2</sub> t <sub>PLH2</sub>	Propagation Delay LE to Q <sub>n</sub>	3.0 —	30 30	3.0 —	39 38	3.0 —	39 38	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PLZ</sub> t <sub>PLZ</sub>	Output Disable Time	3.0 —	30 25	3.0 —	39 31	3.0 —	39 31	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 5.0 pF, R <sub>L</sub> = 667 Ω
t <sub>PHZ</sub> t <sub>PHZ</sub>	Output Disable Time	3.0 —	31 20	3.0 —	35 25	3.0 —	35 25	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 5.0 pF, R <sub>L</sub> = 667 Ω
t <sub>PZL</sub> t <sub>PZL</sub>	Output Enable Time	3.0 —	36 36	3.0 —	47 45	3.0 —	47 45	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω
t <sub>PZH</sub> t <sub>PZH</sub>	Output Enable Time	3.0 —	28 28	3.0 —	37 32	3.0 —	37 32	ns	V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 110 Ω V <sub>CC</sub> = 5.0 V, C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω

NOTES:

1. The limits specified for C<sub>L</sub> = 45 pF and R<sub>L</sub> = 667 Ω are guaranteed but not tested.
2. The limits specified for C<sub>L</sub> = 5.0 pF and R<sub>L</sub> = 667 Ω are guaranteed but not tested.