


Octal D-Type Flip-Flop With Transparent Latch and 3-State Outputs

ELECTRICALLY TESTED PER:
MIL-M-38510/32502

The 54LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets setup times is latched. Data appears on the bus when the Output Enable (\bar{OE}) is LOW. When \bar{OE} is HIGH the bus output is in the high impedance state.

- Eight Latches in a Single Package
- 3-State Outputs for Bus Interfacing
- Hysteresis on Latch Enable
- Edge-Triggered D-Type Inputs
- Buffered Positive Edge-Triggered Clock
- Input Clamp Diodes Limit High-Speed Termination Effects

LOGIC DIAGRAM



Military 54LS373



AVAILABLE AS:

- 1) JAN: JM38510/32502BXA
- 2) SMD: N/A
- 3) 883: 54LS373/BXAJC

X = CASE OUTLINE AS FOLLOWS:
PACKAGE: CERDIP: R
CERFLAT: S
LCC: 2

THE LETTER "M" APPEARS
BEFORE THE / ON LCC.

5

PIN ASSIGNMENTS

| FUNCT. | DIL 732-03 | FLATS 737-02 | LCC 756A-02 | BURN-IN (COND. A) |
|-----------------|---------------|-----------------|----------------|----------------------|
| \bar{OE} | 1 | 1 | 1 | V _{CC} |
| Q_0 | 2 | 2 | 2 | V _{CC} |
| D_0 | 3 | 3 | 3 | V _{CC} |
| D_1 | 4 | 4 | 4 | V _{CC} |
| Q_1 | 5 | 5 | 5 | V _{CC} |
| Q_2 | 6 | 6 | 6 | V _{CC} |
| D_2 | 7 | 7 | 7 | V _{CC} |
| D_3 | 8 | 8 | 8 | V _{CC} |
| Q_3 | 9 | 9 | 9 | V _{CC} |
| GND | 10 | 10 | 10 | GND |
| LE | 11 | 11 | 11 | V _{CC} |
| Q_4 | 12 | 12 | 12 | V _{CC} |
| D_4 | 13 | 13 | 13 | V _{CC} |
| D_5 | 14 | 14 | 14 | V _{CC} |
| Q_5 | 15 | 15 | 15 | V _{CC} |
| Q_6 | 16 | 16 | 16 | V _{CC} |
| D_6 | 17 | 17 | 17 | V _{CC} |
| D_7 | 18 | 18 | 18 | V _{CC} |
| Q_7 | 19 | 19 | 19 | V _{CC} |
| V _{CC} | 20 | 20 | 20 | V _{CC} |

BURN-IN CONDITIONS:
V_{CC} = 5.0 V MIN/6.0 V MAX

54LS373

| TRUTH TABLE | | | |
|----------------|----|---------|----------------|
| Inputs | | Outputs | |
| D _n | LE | OE | Q _n |
| H | H | L | H |
| L | H | L | L |
| X | X | H | Z* |

H = HIGH Logic Level


L = LOW Logic Level

X = Immaterial


Z = High Impedance

*Note: Contents of flip-flop unaffected by the state of the Output Enable input (OE)

CONNECTION DIAGRAM




TRI-STATE SWITCHING TEST CIRCUIT



5


WAVEFORMS




NOTES:

- All diodes are 1N3064, or equivalent.
- Output control pulse has the following characteristics:
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$, $t_f \leq 6.0 \text{ ns}$, $t_r \leq 15 \text{ ns}$, $t_p(\text{input}) \geq 200 \text{ ns}$ and PRR $\leq 1.0 \text{ MHz}$.
- $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
- The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests, V_{BIAS} shall be -0.6 V.
- Terminal conditions (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.7 \text{ V}$, or open).

SYNCHRONOUS SWITCHING (HIGH-LEVEL DATA) TEST CIRCUIT




WAVEFORMS




NOTES:

1. Enable input pulse has the following characteristics:
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$, $t_f \leq 6.0 \text{ ns}$.
2. D input has the following characteristics:
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$, $t_f \leq 15 \text{ ns}$, $t_f \leq 6.0 \text{ ns}$, $t_{setup} = 5.0 \text{ ns}$, $t_{hold} = 20 \text{ ns}$, $t_p = 25 \text{ ns}$.
3. All diodes are 1N3064, or equivalent.
4. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
5. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests V_{BIAS} shall be -0.6 V.
6. Terminal condition (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.7 \text{ V}$, or open).

SYNCHRONOUS SWITCHING (LOW-LEVEL DATA) TEST CIRCUIT



WAVEFORMS



5

NOTES:

1. Enable input characteristics for t_{PHL2} and t_{PLH2} :
 $V_{gen} = 3.0 \text{ V} \pm 0.2 \text{ V}$, $t_r \leq 15 \text{ ns}$, $t_f \leq 6.0 \text{ ns}$, $t_p(\text{Enable}) = 15 \text{ ns}$ and $\text{PRR} \leq 1.0 \text{ MHz}$.
2. All diodes are 1N3064, or equivalent.
3. $C_L = 50 \text{ pF} \pm 10\%$ (including jig and probe capacitance).
4. The diode and resistor shown within the dotted area are optional. When the diode and resistor are used, V_{BIAS} shall be 5.5 V for all tests except for t_{PHZ} ; for t_{PHZ} tests V_{BIAS} shall be -0.6 V.
5. Terminal conditions (pins not designated may be high $\geq 2.0 \text{ V}$, low $\leq 0.7 \text{ V}$, or open).

54LS373

5

| Symbol | Parameter | Limits | | | | | | Unit | Test Condition (Unless Otherwise Specified) | | |
|-----------------------|---------------------------------|------------|-------|-------------|-------|-------------|-------|------|---|--|--|
| Static Parameters: | Logical "1" Output Voltage | + 25°C | | + 125°C | | - 55°C | | | VCC = 4.5 V, IOH = - 1.0 mA, VIH = 2.0 V, other inputs are open, OĒ = 0.7 V, LE = 2.0 V. | | |
| | | Subgroup 1 | | Subgroup 2 | | Subgroup 3 | | | | | |
| | | Min | Max | Min | Max | Min | Max | | | | |
| VOH | Logical "1" Output Voltage | 2.4 | | 2.4 | | 2.4 | | V | VCC = 4.5 V, IOL = 12 mA, Vil = 0.7 V, other inputs are open, LE = 2.0 V, OĒ = 0.7 V. | | |
| VOL | Logical "0" Output Voltage | | 0.4 | | 0.4 | | 0.4 | V | | | |
| VIC | Input Clamping Voltage | | - 1.5 | | | | | V | VCC = 4.5 V, VIN = - 18 mA, other inputs are open. | | |
| I _{IH} | Logical "1" Input Current | | 20 | | 20 | | 20 | μA | VCC = 5.5 V, VIH = 2.7 V, other inputs are open. | | |
| I _{IHH} | Logical "1" Input Current | | 100 | | 100 | | 100 | μA | VCC = 5.5 V, VIHH = 5.5 V, other inputs are open. | | |
| I _{IL1} | Logical "0" Input Current | | - 400 | | - 400 | | - 400 | μA | VCC = 5.5 V, VIN(OE) = 0.4 V, other inputs are open. | | |
| I _{IL2} | Logical "0" Input Current | - 105 | - 345 | - 105 | - 345 | - 105 | - 345 | μA | VCC = 5.5 V, VIN = 0.4 V, other inputs are open. | | |
| I _{IL3} | Logical "0" Input Current | | - 400 | | - 400 | | - 400 | μA | VCC = 5.5 V, VIN(LE) = 0.4 V, other inputs are open. | | |
| I _{OS} | Output Short Circuit Current | - 30 | - 130 | - 30 | - 130 | - 30 | - 130 | mA | VCC = 5.5 V, VIN = 4.5 V, other inputs are open, VOUT = GND, LE = 5.5 V, OĒ = GND. | | |
| I _{IOZL} | Output Off Current High | | 20 | | 20 | | 20 | μA | VCC = 5.5 V, VIN = 2.0 V, other inputs are open, VOUT = 2.7 V, OĒ = 4.5 V, LE = 4.5 V. | | |
| I _{IOZH} | Output Off Current Low | | - 20 | | - 20 | | - 20 | μA | VCC = 5.5 V, VIN = 0.7 V, other inputs are open, VOUT = 0.4 V, OĒ = 4.5 V, LE = 4.5 V. | | |
| I _{CCH} | Power Supply Current Off | | 40 | | 40 | | 40 | mA | VCC = 5.5 V, VIN = 4.5 V (LE, OE), other inputs are open. | | |
| VIH | Logical "1" Input Voltage | 2.0 | | 2.0 | | 2.0 | | V | VCC = 4.5 V. | | |
| VIL | Logical "0" Input Voltage | | 0.7 | | 0.7 | | 0.7 | V | VCC = 4.5 V. | | |
| | Functional Tests | Subgroup 7 | | Subgroup 8A | | Subgroup 8B | | | per Truth Table with VCC = 5.0 V, VINL = 0.4 V, and VINH = 2.4 V. | | |
| | | | | | | | | | | | |

| Symbol | Parameter | Limits | | | | | | Unit | Test Condition (Unless Otherwise Specified) |
|--|---|----------|-------------|----------|-------------|----------|----------|------|---|
| | | + 25°C | | + 125°C | | - 55°C | | | |
| Switching Parameters: | Subgroup 9 | | Subgroup 10 | | Subgroup 11 | | | | |
| | Min | Max | Min | Max | Min | Max | | | |
| t _{PHL1} t _{PLH1} | Propagation Delay D _n to Q _n | 3.0 — | 18 18 | 3.0 — | 24 23 | 3.0 — | 24 23 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |
| t _{PLH1} t _{PLH1} | Propagation Delay D _n to Q _n | 3.0 — | 18 18 | 3.0 — | 24 23 | 3.0 — | 24 23 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |
| t _{PHL2} t _{PLH2} | Propagation Delay LE to Q _n | 3.0 — | 30 30 | 3.0 — | 39 38 | 3.0 — | 39 38 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |
| t _{PLH2} t _{PLH2} | Propagation Delay LE to Q _n | 3.0 — | 30 30 | 3.0 — | 39 38 | 3.0 — | 39 38 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |
| t _{PLZ} t _{PLZ} | Output Disable Time | 3.0 — | 30 25 | 3.0 — | 39 31 | 3.0 — | 39 31 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 5.0 pF, R _L = 667 Ω. |
| t _{PHZ} t _{PHZ} | Output Disable Time | 3.0 — | 31 20 | 3.0 — | 35 25 | 3.0 — | 35 25 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 5.0 pF, R _L = 667 Ω. |
| t _{PZL} t _{PZL} | Output Enable Time | 3.0 — | 36 36 | 3.0 — | 47 45 | 3.0 — | 47 45 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |
| t _{PZH} t _{PZH} | Output Enable Time | 3.0 — | 28 28 | 3.0 — | 37 32 | 3.0 — | 37 32 | ns | V _{CC} = 5.0 V, C _L = 50 pF, R _L = 110 Ω. V _{CC} = 5.0 V, C _L = 45 pF, R _L = 667 Ω. |

NOTES:

1. The limits specified for C_L = 45 pF and R_L = 667 Ω are guaranteed but not tested.
2. The limits specified for C_L = 5.0 pF and R_L = 667 Ω are guaranteed but not tested.