DATA SHEET

GENERAL DESCRIPTION

The 840011 is a Fibre Channel Clock Generator and a member of the family of high performance devices from IDT. The 840011 uses a 26.5625MHz or 25MHz crystal to syn-thesize 106.25MHz or 100MHz respectively. The 840011 has excellent phase jitter performance, from 637kHz - 10MHz integration range. The 840011 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

FEATURES

- ullet One LVCMOS/LVTTL output, 7Ω output impedence
- Crystal oscillator interface designed for 26.5625MHz or 25MHz, 18pF parallel resonant crystal
- Output frequency: 106.25MHz (typical)
- VCO range: 560MHz to 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637KHz - 10MHz): 0.780ps (typical)
- RMS phase noise at 125MHz:


<u>Offset</u>	Noise Power
100Hz	95.7 dBc/Hz
1kHz	121 dBc/Hz
10kHz	129 dBc/Hz
100kHz	129.6 dBc/Hz

- · 3.3V operating supply
- -30°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package
- · Not Recommended for New Designs
- For drop in replacement part use 840N011i


FREQUENCY TABLE

Inputs	Output Frequency
Crystal Frequency (MHz)	(MHz)
26.5625	106.25
25	100

BLOCK DIAGRAM



PIN ASSIGNMENT



840011

8-Lead TSSOP 4.40mm x 3.0mm x 0.925mm package body **G** Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	V _{DDA}	Power		Analog supply pin.
2	OE	Input	Pullup	Output enable pin. When HIGH, Q0 output is enabled. When LOW, forces Q0 to HiZ state. LVCMOS/LVTTL interface levels.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	nc	Unused		No connect.
6	GND	Power		Power supply ground.
7	Q0	Output		Single-ended clock output. LVCMOS/LVTTL interface levels. 7Ω output impedance.
8	V _{DD}	Power		Core supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance	$V_{_{DD}}$, $V_{_{DDA}} = 3.465V$		24		pF
R	Input Pullup Resistor			51		kΩ
R _{out}	Output Impedance		5	7	12	Ω

Table 3. Control Function Table

Control Inputs	Output
OE	Q0
0	Hi-Z
1	Active



ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V₂₂ 4.6V

Inputs, V_{pp} -0.5 V to V_{pp} + 0.5 V

Outputs, V_{\odot} -0.5V to V_{DD} + 0.5V

Package Thermal Impedance, θ_{in} 101.7°C/W (0 mps)

Storage Temperature, T_{ste} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{dd} = V_{dda} = 3.3V \pm 5\%$, Ta = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V _{DDA}	Analog Supply Voltage		3.135	3.3	3.465	V
I _{DD}	Power Supply Current				80	mA
DDA	Analog Supply Current				10	mA

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = V_{DDA} = 3.3V \pm 5\%$, Ta = -30°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{DD} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
I _{IH}	Input High Current	OE	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	OE	$V_{_{DD}} = 3.465V, V_{_{IN}} = 0V$	-150			μΑ
V _{OH}	Output High Voltage	; NOTE 1		2.6			V
V	Output Low Voltage;	NOTE 1				0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{DD}/2$. See Parameter Measurement Information Section, "3.3V Output Load Test Circuit".

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fi	undamenta	I	
Frequency				26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

Table 6. AC Characteristics, $V_{_{DD}} = V_{_{DDA}} = 3.3V \pm 5\%$, Ta = -30°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{out}	Output Frequency		93.33	106.25	113.33	MHz
tjit(Ø)	RMS Phase Jitter (Random); NOTE 1	fOUT = 106.25MHz, (637kHz to 10MHz)		0.780		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	250		600	ps
odc	Output Duty Cycle	fOUT = 106.25MHz	48		52	%

All parameters are characterized @ 106.25MHz.

NOTE 1: Please refer to the Phase Noise Plot.





Typical Phase Noise at 106.25MHz






PARAMETER MEASUREMENT INFORMATION






3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT

RMS PHASE JITTER





LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

LVCMOS OUTPUT RISE/FALL TIME



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The 840011 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\mbox{\tiny DDA}}$ and $V_{\mbox{\tiny DDA}}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\mbox{\tiny DDA}}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

CRYSTAL INPUT INTERFACE

The 840011 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE



LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE



APPLICATION SCHEMATIC

Figure 4A shows a schematic example of the 840011. An example of LVCMOS termination is shown in this schematic. Additional LVCMOS termination approaches are shown in the LVCMOS Termination Application Note. In this example, an 18pF parallel resonant

26.5625MHz crystal is used for generating 106.25MHz output frequency. The C1 = 27pF and C2pF = 33pF are recommended for frequency accuracy. For different board layout, the C1 and C2 values may be slightly adjusted for optimizing frequency accuracy.




FIGURE 4A. 840011 SCHEMATIC EXAMPLE

PC BOARD LAYOUT EXAMPLE

Figure 4B shows an example of 840011 P.C. board layout. The crystal X1 footprint in this example allows either surface mount (HC49S) or through hole (HC49) package. C3 is 0805.

C1 and C2 are 0402. Other resistors and capacitors are 0603. This layout assumes that the board has clean analog power and ground planes.




FIGURE 4B. 840011 PC BOARD LAYOUT EXAMPLE



RELIABILITY INFORMATION

Table 7. $\theta_{_{JA}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\theta_{\mbox{\tiny JA}}$ by Velocity (Meters per Second)

 Multi-Layer PCB, JEDEC Standard Test Boards
 0
 1
 2.5

 89.8°C/W
 89.8°C/W

TRANSISTOR COUNT

The transistor count for 840011 is: 1521



PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millim	neters		
STWIBOL	Minimum	Maximum		
N	8			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 E	BASIC		
E1	4.30	4.50		
е	0.65 E	BASIC		
L	0.45	0.75		
α	0° 8°			
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153



TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840011AGLN	011AN	8 lead "Lead Free Annealed" TSSOP	tube	-30°C to 85°C
ICS840011AGLNT	011AN	8 lead "Lead Free Annealed" TSSOP	tape & reel	-30°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
Α	Т9	10	Ordering Information Table - corrected count from 154 per tube to 100.	10/15/04			
А	Т9	7 11	Added LVCMOS to XTAL Interface, Ordering Information Table - deleted quantity from tube count. Updated datasheet format.	1/22/07			
А	T9	11	Ordering Information Table - removed leaded devices. Updated data sheet format.	9/1/15			
А			Product Discontinuation Notice - Last time buy expires May 6, 2017. PDN CQ-16-01	5/20/16			



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/