# SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS

AUGUST 1989

- State of the Art BiCMOS Design Significantly Reduces Iccz
- Dependable Texas Instruments Quality and Reliability
- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Package Options Include Plastic "Small Outline" Packages, Both Plastic and Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

These devices consist of bus transceivers circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether real-time or stored data is transferred. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the octal bus transceivers and registers.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and GBA. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54BCT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74BCT652 is characterized for operation from 0°C to 70°C.


#### SN54BCT652 ... JT PACKAGE SN74BCT652 ... DW OR NT PACKAGE (TOP VIEW)

**□24**[] V<sub>CC</sub> САВП 23 CBA SAB GAB 22 SBA 21 F GBA A1 [ 20F B1 Д2 П5 19 T B2 A3 ∏6 18 TB3 **44** [ 17 F B4 **А**5 П 16 T B5 **а**6∏9. 15 B6 A7 110 11 T 8A 14 T B7 13 B8 CND [12

## SN54BCT652 ... FK PACKAGE (TOP VIEW)



Copyright © 1989, Texas Instruments Incorporated



		l
		:

					FORC	HON TABLE			
INPUTS					_	DAT	A 1/O		
GAB	GBA	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	OPERATION OR FUNCTION	
TIXILLLITI	HIIIXULHIU	H or L H or L X X X or L H or L	H OT L H OT + X OT L H X X X I	XXXXXX XX	× × × × × × × × × × × × × × × × × × ×	Input Input Input Input Unspecified‡ Output Output Input Output Output	Input Unspecified† Output Input Input Input Output Output Output	Isolation Store A and B Data Store A, Hold B Store A, Hold B Store B in both registers Hold A, Store B Store B in both registers Real-Time B Data to A Bus Stored B Data to A Bus Real-Time A Data to B Bus Stored A Data to B Bus Stored A Data to B Bus Stored B Data to A Bus	


† The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input function are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock i.


(20)

Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered in order to load both registers.


## logic diagram (positive logic)





TO 7 OTHER CHANNELS

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for JT, DW, or NT packages.



### SN54BCT652, SN74BCT652 OCTAL BUS TRANSCEIVERS AND REGISTERS

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, VCC	0.5 V to 7 V
Input voltage (I/O ports)	
Input voltage (Excluding I/O ports)	0.5 V to 7 V
Voltage applied to any output in the disabled or power-off state	. −0.5 V to 5.5 V
Voltage applied to any output in the high state	0.5 V to VCC
Current into any output in the low state: SN54BCT652	96 mA
SN74BCT652	128 mA
Operating free-air temperature range: SN54BCT652	-55°C to 125°C
SN74BCT652	
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		S	SN54BCT652			SN74BCT652			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	٧	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.8			0.8	V	
ΙΚ	Input clamp current			18			-18	mA	
ЮН	High-level output current			12			15	mA	
lOL	Low-level output current			48			64	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				SI.	154BCT6	52	18	174BCT6	52		
PARAMETER		TEST CONDITIONS			TYP	MAX	MIN	TYP	MAX	UNIT	
VIK		VCC = 4.5 V, II = -18 mA				- 1.2			- 1.2	٧	
			IOH = -3 mA	2.4	3.3	_	2.4	3.3			
۷он		V <sub>CC</sub> = 4.5 V	IOH = -12 mA	2	3.2					٧	
			IOH = -15 mA				2	3.1			
		V 45V	IOL = 48 mA		0.38	0.55				V	
VOL		V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA					0.42			
1.	Control Inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				1			1	mA	
lj .	A or B	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 5.5 V				1_			1	III.	
1t	Control Inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 2.7 V				20			20	μА	
ηн‡	A or B	$V_{CC} = 5.5 \text{ V}, V_{I} = 2.7 \text{ V}$	-			70			70	۳^	
t	Control Inputs	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V				- 1			- 1	mA .	
կլ‡	A or B	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0.5 V				- 1			- 1	"'^	
los§		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0 V		- 100		- 225	- 100		- 225	mA	
ICCL		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = GND	•		43	69		43	69	mA	
ICCH		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 4.5 V			6	10		6	10	mA	
lccz		V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = GND			10	17		10	17	mA	
CI		V <sub>CC</sub> = 5 V, V <sub>I</sub> = 2.5 V or 0.5 V			6			6		pF	
Clo		$V_{CC} = 5 \text{ V}, V_{I} = 2.5 \text{ V or } 0.5 \text{ V}$			14			14		pF	

#### timing requirements

				= 5 V, 25°C		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $T_A = \text{MIN to MAX}^{\dagger}$				
			'BCT652		SN54B	CT652	SN74BCT652		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX	1	
fclock	Clock frequency		0	77	0	77	0	77	MHz	
		CBA or CAB high	6.5		6.5		6.5			
tw	Pulse duration	CBA or CAB low	6.5		6.5		6.5		ns	
t <sub>su</sub>	Setup time, before CAB ↑ or CBA ↑	A or B	5		5		5		ns	
th	Hold time, after CAB ↑ or CBA ↑	A or B	1		1		1		ns	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operation Conditions.



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameters I<sub>IH</sub> and I<sub>IL</sub> include the off-state output current.

§ Not more than one output should be shorted at a time and the duration of the short circuit should not exceed one second.

### switching characteristics (see Figure 1)


PARAMETER FROM TO (OUTPUT)		V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = 25°C				UNIT				
			MIN	'BCT652	MAX	SN54E	MAX	SN74E MIN	MAX	
fmax		l	77	111	MAA	77	maa	77	maa	MHz
<sup>1</sup> PLH			2.6	6.9	8.9	2.6	11.6	2.6	10.5	
†PHL	CBA	A	2.8	6.8	8.8	2.8	10.7	2.8	9.9	ns
†PLH		_	2.6	6.9	8.9	2.6	11.6	2.6	10.5	
†PHL	CAB	В	2.8	6.8	8.8	2.8	10.7	2.8	9.9	ns
tPLH		_	1.7	5.8	7.5	1.7	10.3	1.7	8.9	
tPHL .	^	В	2.4	6.5	8.2	2.4	10	2.4	9.8	ns
tPLH	В		1.7	5.8	7.5	1.7	10.3	1.7	8.9	
tPHL .	1 8	^	2.4	6.5	8.2	2.4	10	2.4	9.8	9.8 ns
tPLH	SBA‡	A	3.5	8.8	10.8	3.5	14.2	3.5	13.1	
tPHL	(with B high)	_ ^	2.4	5.9	7.7	2.4	9.1	2.4	8.5	ns
tPLH	SBA‡	A	3	7.6	9.7	3	12.4	3	11.3	ns
tPHL .	(with B low)	_ ^	3.8	8.3	10.4	3.8	12.9	3.8	12.5	115
tPLH	SAB‡	В	3.5	8.8	10.8	3.5	14.2	3.5	13.1	ns
tPHL	(with A high)		2.4	5.9	7.7	2.4	9.1	2.4	8.5	113
t <sub>PLH</sub>	SAB‡	В	3	7.6	9.7	3	12.4	3	11.3	ns
t <sub>PHL</sub>	(with A low)	•	3.8	8.3	10.4	3.8	12.9	3.8	12.5	113
<sup>t</sup> PZH	GBA	Α	2.5	7.2	8.9	2.5	11.2	2.5	10.6	ns
<sup>t</sup> PZL	L GBA		3.2	8.1	10.1	3.2	12.6	3.2	12	113
tPHZ	GBA	Α	2.8	6.7	8.8	2.8	10.9	2.8	10	ns
tPLZ	45/1		2.4	6.3	8.4	2.4	10.5	2.4	9.5	
tPZH	GAB	В	1.5	5.4	7.1	1.5	8.7	1.5	8.1	ns
tPZL			2.3	6.2	8.1	2.3	9.9	2.3	9.3	,,,
<sup>t</sup> PHZ	GAB	В	3.5	8.2	10	3.5	12.2	3.5	11.6	ns
<sup>†</sup> PLZ	1	1 -	2.8	7.2	9.5	2.8	12	2.8	11.3	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under Recommended Operating Conditions.




<sup>&</sup>lt;sup>‡</sup> These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

#### PARAMETER MEASUREMENT INFORMATION




SWITCH POSITION TABLE


TEST	81
tPLH .	Open
tPHL	Open
tPZH	Open
tPZL	Closed
tPHZ	Open
<sup>t</sup> PLZ	Closed



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



## VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, THREE-STATE OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \Omega$ ,  $t_f = 2.5 \text{ ns. } t_f = 2.5 \text{ ns.}$  C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
- waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
   Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. The outputs are measured one at a time with one input transition per measurement.

#### FIGURE 1. SWITCHING CHARACTERISTICS

