
SCHS231D - SEPTEMBER 1998 - REVISED DECEMBER 2002

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Balanced Propagation Delays
- ±24-mA Output Drive Current
 Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

CD54AC74...F PACKAGE CD74AC74...E OR M PACKAGE (TOP VIEW)



description/ordering information

The 'AC74 dual positive-edge-triggered devices are D-type flip-flops.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – E	Tube	CD74AC74E	CD74AC74E
–55°C to 125°C	SOIC – M	Tube	CD74AC74M	AC74M
-55 C to 125 C	SOIC - M	Tape and reel	CD74AC74M96	AC74IVI
	CDIP – F	Tube	CD54AC74F3A	CD54AC74F3A

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each flip-flop)

	INP	UTS		OUTI	PUTS
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Χ	Н	L
Н	L	X	Χ	L	Н
L	L	X	Χ	н‡	н‡
Н	Н	\uparrow	Н	Н	L
Н	Н	\uparrow	L	L	Н
Н	Н	L	Χ	Q_0	\overline{Q}_0

[‡] This configuration is nonstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCHS231D – SEPTEMBER 1998 – REVISED DECEMBER 2002

logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 6 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)	
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) (see Note 1)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 2): E package	80°C/W
M package	86°C/W
Storage temperature range, T _{stq}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			T _A = 25°C		25°C -55°C to 125°C		–40°C to 85°C		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V _{CC} = 1.5 V	1.2		1.2		1.2		
VIH	High-level input voltage	V _{CC} = 3 V	2.1		2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		3.85		
		V _{CC} = 1.5 V		0.3		0.3		0.3	
VIL	Low-level input voltage	V _{CC} = 3 V		0.9		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65		1.65	
٧ _I	Input voltage		0	VCC	0	VCC	0	VCC	V
٧o	Output voltage		0	VCC	0	VCC	0	VCC	V
loh	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-24		-24		-24	mA
l _{OL}	Low-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		24		24		24	mA
Δt/Δν	Input transition rise or fall rate	$V_{CC} = 1.5 \text{ V to 3 V}$		50		50		50	ns/V
ΔυΔν	input transition rise of fall fate	V _{CC} = 3.6 V to 5.5 V		20		20		20	115/ V

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T _A = 25°C		–55°C to 125°C		–40°C to 85°C		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX		
			1.5 V	1.4		1.4		1.4			
		I _{OH} = -50 μA	3 V	2.9		2.9		2.9			
			4.5 V	4.4		4.4		4.4			
Voн	$V_I = V_{IH}$ or V_{IL}	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V	
		$I_{OH} = -24 \text{ mA}$	4.5 V	3.94		3.7		3.8			
		$I_{OH} = -50 \text{ mA}^{\dagger}$	5.5 V			3.85					
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V					3.85			
			1.5 V		0.1		0.1		0.1		
		Ι _Ο L = 50 μΑ	3 V		0.1		0.1		0.1		
			4.5 V		0.1		0.1		0.1		
V_{OL}	$V_I = V_{IH}$ or V_{IL}	I _{OL} = 12 mA	3 V		0.36		0.5		0.44	V	
		I _{OL} = 24 mA	4.5 V		0.36		0.5		0.44		
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65				
		I _{OL} = 75 mA [†]	5.5 V						1.65		
lį	V _I = V _{CC} or GND		5.5 V		±0.1		±1		±1	μΑ	
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		4		80		40	μΑ	
Ci					10		10		10	pF	

[†] Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.



SCHS231D - SEPTEMBER 1998 - REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$ (unless otherwise noted)

			–55°(125		–40°C to 85°C		UNIT
			MIN MA		MIN	MAX	
fclock	Clock frequency			9		10	MHz
	Pulse duration	PRE or CLR low	50		44		ns
t _W		CLK	56		49		
+	Catus time	Data	44		39		ns
t _{su}	Setup time	PRE or CLR inactive					ns
t _h	Hold time	Data after CLK↑	0		0		ns
t _{rec}	Recovery time, before CLK↑	CLR↑ or PRE↑	34		30		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

				–55°C to 125°C		–40°C to 85°C	
			MIN	MAX	MIN	MAX	
fclock	Clock frequency			79		90	MHz
	Pulse duration	PRE or CLR low	5.6		4.9		ns
t _W	Pulse duration	CLK	6.3		5.5		115
	Cabinations	Data	4.9		4.3		ns
t _{su}	Setup time	PRE or CLR inactive					ns
th	Hold time	Data after CLK↑	0		0		ns
t _{rec}	Recovery time, before CLK↑	CLR↑ or PRE↑	4.7		4.1		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			–55° 125		–40°C to 85°C		UNIT
			MIN MA		MIN	MAX	
fclock	Clock frequency			110		125	MHz
	Pulse duration	PRE or CLR low	4		3.5		ns
t _W		CLK	4.5		3.9		
+	Cotup time	Data	3.5		3.1		ns
t _{su}	Setup time	PRE or CLR inactive					ns
t _h	Hold time	Data after CLK↑	0		0		ns
t _{rec}	Recovery time, before CLK↑	CLR↑ or PRE↑	2.7	·	2.4		ns

SCHS231D - SEPTEMBER 1998 - REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 1.5 V, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	-55°C to 125°C		TO 1			UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN	MAX		
f _{max}			9		10		MHz	
t _{PLH}	01.14	Q or $\overline{\mathbb{Q}}$		125		114	20	
t _{PHL}	CLK			125		114	ns	
t _{PLH}	PRE or CLR	Q or $\overline{\mathbb{Q}}$		132		120	no	
^t PHL	PRE OF CLR	QorQ		144		131	ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		C to ⊳°C	–40°0 85°		UNIT
	(1141 01)	(0011 01)	MIN	MAX	MIN) 6 12.7	
f _{max}			79		90		MHz
t _{PLH}	CLK	Q or $\overline{\mathbb{Q}}$	3.5	14	3.6	12.7	nc
t _{PHL}	CLK		3.5	14	3.6	12.7	ns
tPLH	PRE or CLR	Q or $\overline{\mathbb{Q}}$	3.7	14.7	3.8	13.4	ns
^t PHL	FRE UI CER		4	16.1	4.1	14.6	115

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C to 125°C				UNIT
	(1141 31)	(0011 01)	MIN	MAX	MIN	MAX	
f _{max}			110		125		MHz
tPLH	01.14	Q or $\overline{\mathbb{Q}}$	2.5	10	2.6	9.1	
t _{PHL}	CLK		2.5	10	2.6	9.1	ns
tPLH	PRE or CLR	Q or Q	2.6	10.5	2.7	9.5	ns
^t PHL	FRE OI CER	Q 61 Q	2.9	11.5	3	10.4	115

operating characteristics, T_A = 25°C

		PARAMETER	TYP	UNIT
I	C _{pd}	Power dissipation capacitance	55	pF



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and test-fixture capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z_Ω = 50 Ω, t_f = 3 ns, t_f = 3 ns. Phase relationships between waveforms are arbitrary.
 - D. For clock inputs, f_{max} is measured with the input duty cycle at 50%.
 - E. The outputs are measured one at a time with one input transition per measurement.
 - F. tpLH and tpHL are the same as tpd.
 - G. tpz and tpzH are the same as ten.
 - H. tpLz and tpHz are the same as tdis.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 2-Nov-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CD54AC74F3A	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54AC74F3A	Samples
CD74AC74E	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74AC74E	Samples
CD74AC74M96	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC74M	Samples
CD74AC74M96E4	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC74M	
CD74AC74M96G4	LIFEBUY	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC74M	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

PACKAGE OPTION ADDENDUM

www.ti.com 2-Nov-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54AC74, CD74AC74:

Catalog : CD74AC74

Military: CD54AC74

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC74M96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	CD74AC74M96	SOIC	D	14	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 1-Jul-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74AC74E	N	PDIP	14	25	506	13.97	11230	4.32
CD74AC74E	N	PDIP	14	25	506	13.97	11230	4.32

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
 Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
 Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated