

54125/DM54125/DM74125 Quad TRI-STATE® Buffers

General Description

This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the TRI-STATE feature. When enabled, the outputs exhibit the low impedance characteristics of a standard TTL output with additional drive capability at the high Logic level to permit the driving of bus lines without external pull-up resistors. When disabled, both the output transistors are turned off presenting a high-impedance state to the bus line. Thus the output will act neither as a significant load nor as a driver.


To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the disable time is shorter than the enable time of the outputs.

Features

 Alternate Military/Aerospace device (54125) is available. Contact a National Semiconductor Sales Office/ Distributor for specifications.

Connection Diagram

Dual-in-Line Package



TL/F/6540-1

Order Number 54125DMQB, 54125FMQB, DM54125J, DM54125W or DM74125N See NS Package Number J14A, N14A or W14B

Function Table

	Y = A	\
Inp	uts	Output
A	С	Y
L	L	L
н	L	Н
Х	Н	Hi-Z

H = High Logic Level

L = Low Logic Level

X = Either Low or High Logic Level

Hi-Z = TRI-STATE (Outputs are disabled)

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54125			DM74125			Units
		Min	Nom	Max	Min	Nom	Max	Office
V _{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V _{iH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.8			0.8	٧
ЮН	High Level Output Current			-2			-5.2	mA
loL	Low Level Output Current			16			16	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$				-1.5	٧
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4	3.3		٧
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$			0.2	0.4	>
l _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
l _{IH}	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μΑ
l _{iL}	Low Level Input Current	$V_{CC} = Max, V_I \approx 0.4V$				-1.6	mA
l _{iZL}	Off-State Input Current with Low Level Input Voltage Applied	V _{CC} = Max, V _I = 0.4V				-40	μΑ
Гоzн	Off-State Output Current with High Level Output Voltage Applied	$V_{CC} = Max, V_O = 2.4V$ $V_{IH} = Min, V_{IL} = Max$				40	μΑ
l _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.4V$ $V_{IH} = Min, V_{IL} = Max$				-40	μА
los	Short Circuit	V _{CC} = Max	DM54	-30		-70	mA
	Output Current	(Note 2)	DM74	-28		-70] "'``
loc	Supply Current	V _{CC} = Max (Note 3)			36	54	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time.

Note 3: I_{CC} is measured with the output control (C) inputs at 4.5V, the data inputs grounded, and the outputs open.

Switching Characteristics at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	$R_L = 400\Omega$				
		C _L = 5 pF		C _L = 50 pF		Units
		Min	Max	Min	Max	
[†] PLH	Propagation Delay Time Low to High Level Output				15	ns
t _{PHL}	Propagation Delay Time High to Low Level Output				18	ns
^t PZH	Output Enable Time to High Level Output				18	ns
t _{PZL}	Output Enable Time to Low Level Output				25	ns
t _{PHZ}	Output Disable Time from High Level Output		8			ns
t _{PLZ}	Output Disable Time from Low Level Output		14			ns