

8-Bit addressable latch

54F259

FEATURES

- Combines demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common Clear input
- Useful as a 1-of-8 active High decoder

DESCRIPTION

The 54F259 addressable latch has four distinct modes of operation that are selectable by controlling the Master Reset and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed

latches remaining in their previous states. In the store mode, all latches remain in their previous states and are unaffected by the Data or Address inputs.

To eliminate the possibility of entering erroneous data in the latches, the enable should be held High (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode (MR = E = Low), addressed outputs will follow the level of the D inputs, with all other outputs Low. In the Master Reset mode, all outputs are Low and unaffected by the Address and Data inputs.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
16-Pin Ceramic DIP	54F259/BEA	GDIP1-T16
16-Pin Ceramic Flat Pack	54F259/BFA	GDFF2-F16
20-Pin Ceramic LLCC	54F259/B2A	CQCC2-N20


* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	54F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
MR, E	Master reset, enable inputs	1.0/1.0	20μA/0.6mA
A ₀ , A ₂	Address Inputs	1.0/1.0	20μA/0.6mA
D	Data input	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₇	Outputs	50/33	1mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High state and 0.6mA in the Low state.


PIN CONFIGURATION



LLCC LEAD CONFIGURATION




LOGIC SYMBOL



8-Bit addressable latch

54F259

LOGIC DIAGRAM



MODE SELECT — FUNCTION TABLE

OPERATING MODE	INPUTS						OUTPUTS							
	MR	E	D	A ₀	A ₁	A ₂	Q ₀	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	Q ₆	Q ₇
Master Reset	L	H	X	X	X	X	L	L	L	L	L	L	L	L
Demultiplexer (active High decoder when D = H)	L	L	d	L	L	L	Q = d	L	L	L	L	L	L	L
	L	L	d	H	L	L	L	Q = d	L	L	L	L	L	L
	L	L	d	L	H	L	L	L	Q = d	L	L	L	L	L
	L	L	d	H	H	L	L	L	L	L	L	L	L	Q = d
Store (do nothing)	H	H	X	X	X	X	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
Addressable latch	H	L	d	L	L	L	Q = d	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	H	L	L	q ₀	Q = d	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	L	H	L	q ₀	q ₁	Q = d	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	H	H	H	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	Q = d

H = High voltage level steady state.

L = Low voltage level steady state.

X = Don't care.

d = High or Low data one set-up time prior to the Low-to-High Enable transition.

q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

8-Bit addressable latch

54F259

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage range	-0.5 to +7.0	V
V _I	Input voltage range	-0.5 to +7.0	V
I _I	Input current range	-30 to +5	mA
V _O	Voltage applied to output in High output state range	-0.5 to +V _{CC}	V
I _O	Current applied to output in Low output state	40	mA
T _{STG}	Storage temperature range	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5.0	5.5	V
V _{IH}	High-level input voltage	2.0			V
V _{IL}	Low-level input voltage			0.8	V
I _{IK}	Input clamp current			-18	mA
I _{OH}	High-level output current			-1	mA
I _{OL}	Low-level output current			20	mA
T _A	Operating free-air temperature range	-55		+125	°C

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS ¹	LIMITS			UNIT
			Min	Typ ²	Max	
V _{OH}	High-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OH} = Max, V _{IH} = Min	2.5			V
V _{OL}	Low-level output voltage	V _{CC} = Min, V _{IL} = Max, I _{OL} = Max, V _{IH} = Min		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = Min, I _I = I _{IK}		-0.73	-1.2	V
I _{IH2}	Input current at maximum input voltage	V _{CC} = Max, V _I = 7.0V			100	μA
I _{IH1}	High-level input current	V _{CC} = Max, V _I = 2.7V			20	μA
I _{IL}	Low-level input current	V _{CC} = Max, V _I = 0.5V			-0.6	mA
I _{OS}	Short-circuit output current ³	V _{CC} = Max	-60		-150	mA
I _{CC}	Supply current (total)	I _{CC} H I _{CC} L	V _{CC} = Max	24	46	mA
				37	75	

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			T _A = +25°C V _{CC} = +5.0V C _L = 50pF, R _L = 500Ω			T _A = -55°C to +125°C V _{CC} = +5.0V ± 10% C _L = 50pF, R _L = 500Ω		
			Min	Typ	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation delay D to Q _n	Waveform 2	4.0 3.0	7.0 5.0	9.0 7.0	4.0 2.5	13.0 11.0	ns ns
t _{PLH} t _{PHL}	Propagation delay E to Q _n	Waveform 1	4.5 3.0	8.0 5.0	10.5 7.0	4.5 3.0	14.0 11.0	ns ns
t _{PLH} t _{PHL}	Propagation delay A _n to Q _n	Waveform 3	5.0 4.0	10.0 8.5	14.0 9.5	5.0 4.0	14.5 12.0	ns ns
t _{PHL}	Propagation delay MR to Q _n	Waveform 4	5.0	7.0	9.0	5.0	14.0	ns

8-Bit addressable latch

54F259

AC SETUP REQUIREMENTS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{pF}, R_L = 500\Omega$			$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = +5.0\text{V} \pm 10\%$ $C_L = 50\text{pF}, R_L = 500\Omega$		
			Min	Typ	Max	Min	Max	
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low D to E	Waveform 5	3.0 6.5			3.0 8.0		ns ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low D to E	Waveform 5	0 0			0 0		ns ns
t_s	Setup time, High or Low A_n to E ⁴	Waveform 6	2.0			2.0		ns
t_g	Hold time, High or Low A_n to E ⁵	Waveform 6	0			1.0		ns
t_w	E pulse width	Waveform 1	7.5			8.0		ns
t_w	MR pulse width	Waveform 4	3.0			4.0		ns


NOTES:

- For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions for the applicable type and function table for operating mode.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
- Not more than one output should be shorted at a time. For testing I_{OS} , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
- The Address to Enable setup time is the time before the High-to-Low Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.
- The Address to Enable hold time is the time after the Low-to-High Enable transition that the Address must be stable so that the correct latch is addressed and the other latches are not affected.


8-Bit addressable latch

54F259


AC WAVEFORMS




Waveform 1. Propagation Delay Enable to Output and Enable Pulse Width




Waveform 2. Propagation Delay Data to Output




Waveform 3. Propagation Delay Address to Output



Waveform 4. Master Reset to Output Delay and Master Reset Pulse Width



Waveform 5. Data Setup and Hold Times




Waveform 6. Address Setup and Hold Times

NOTE: For all waveforms, $V_M = 1.5V$
The shaded areas indicate when the input is permitted to change for predictable output performance.

8-Bit addressable latch

54F259


TEST CIRCUIT AND WAVEFORM



Test Circuit for Totem-Pole Outputs

DEFINITIONS:

- R_L = Load Resistor; see AC Characteristics for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC Characteristics for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.
- V_X = Unclocked pins must be held at: $\leq 0.8V$; $\geq 2.7V$ or open per FunctionTable.



$V_M = 1.5V$

Input Pulse Definition

INPUT PULSE CHARACTERISTICS

Family	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
54F	1MHz	500ns	$\leq 2.5ns$	$\leq 2.5ns$