

### FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL CLOCK GENERATOR

# GENERAL DESCRIPTION



The ICS843023 is a Gigabit Ethernet Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS843023 uses a 25MHz crystal to synthesize 250MHz. The ICS843023 has excellent phase jitter

performance, over the 1.875MHz – 20MHz integration range. The ICS843023 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.

ICS843023

#### **FEATURES**

- One differential 3.3V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 245MHz 320MHz
- VCO range: 490MHz 640MHz
- RMS phase jitter @ 250MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.39ps (typical)


| <u>Offset</u> | Noise Power  |
|---------------|--------------|
| 100Hz         | 86.3 dBc/Hz  |
| 1kHz          | 114.6 dBc/Hz |
| 10kHz         | 125.6 dBc/Hz |
| 100kHz        | 126 dBc/Hz   |

3.3V operating supply


1

- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

### **BLOCK DIAGRAM**



## PIN ASSIGNMENT



ICS843023

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

| Number | Name                 | Туре   |        | Description   |
|--------|----------------------|--------|--------|---|
| 1, 6   | V <sub>cc</sub>      | Power  |        | Positive supply pin.  |
| 2, 3   | XTAL_OUT,<br>XTAL_IN | Input  |        | Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.   |
| 4      | $V_{\rm EE}$         | Power  |        | Negative supply pin.  |
| 5      | OE                   | Input  | Pullup | Active high output enable. When logic HIGH, the outputs are enabled and active. When logic LOW, the outputs are disabled and the device is in the power down mode. LVCMOS/LVTTL interface levels. |
| 7, 8   | nQ, Q                | Output |        | Differential clock outputs. LVPECL interface levels.  |

Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol              | Parameter             | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------|-----------------------|-----------------|---------|---------|---------|-------|
| C <sub>IN</sub>     | Input Capacitance     |                 |         | 4       |         | pF    |
| R <sub>PULLUP</sub> | Input Pullup Resistor |                 |         | 51      |         | kΩ    |

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage,  $V_{CC}$  4.6V

Inputs,  $V_1$  -0.5V to  $V_{cc}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  101.7°C/W (0 mps) Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ , Ta=0°C to 70°C

| Symbol           | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>cc</sub>  | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | ٧     |
| V <sub>CCA</sub> | Analog Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | ٧     |
| I <sub>EE</sub>  | Power Supply Current    |                 |         |         | 75      | mA    |

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol          | Parameter          |    | Test Conditions                | Minimum | Typical | Maximum               | Units |
|-----------------|--------------------|----|--------------------------------|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input High Voltage |    |                                | 2       |         | V <sub>cc</sub> + 0.3 | V     |
| V <sub>IL</sub> | Input Low Voltage  |    |                                | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input High Current | OE | $V_{CC} = V_{IN} = 3.465V$     |         |         | 5                     | μΑ    |
| I               | Input Low Current  | OE | $V_{CC} = 3.465V, V_{IN} = 0V$ | -150    |         |                       | μΑ    |

Table 3C. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta=0°C to 70°C

| Symbol             | Parameter                         | Test Conditions | Minimum               | Typical | Maximum               | Units |
|--------------------|-----------------------------------|-----------------|-----------------------|---------|-----------------------|-------|
| V <sub>OH</sub>    | Output High Voltage; NOTE 1       |                 | V <sub>cc</sub> - 1.4 |         | V <sub>cc</sub> - 0.9 | V     |
| V <sub>OL</sub>    | Output Low Voltage; NOTE 1        |                 | V <sub>cc</sub> - 2.0 |         | V <sub>cc</sub> - 1.7 | V     |
| V <sub>SWING</sub> | Peak-to-Peak Output Voltage Swing |                 | 0.6                   |         | 1.0                   | V     |

NOTE 1: Outputs terminated with 50 $\Omega$  to V<sub>cc</sub> - 2V.


#### TABLE 4. CRYSTAL CHARACTERISTICS

| Parameter                          | Test Conditions | Minimum     | Typical | Maximum | Units |
|------------------------------------|-----------------|-------------|---------|---------|-------|
| Mode of Oscillation                |                 | Fundamental |         |         |       |
| Frequency                          |                 | 24.5        |         | 32      | MHz   |
| Equivalent Series Resistance (ESR) |                 |             |         | 50      | Ω     |
| Shunt Capacitance                  |                 |             |         | 7       | pF    |
| Drive Level                        |                 |             |         | 1       | mW    |


Table 5. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ , Ta=0°C to 70°C


| Symbol           | Parameter                            | Test Conditions                     | Minimum | Typical | Maximum | Units |
|------------------|--------------------------------------|-------------------------------------|---------|---------|---------|-------|
| f <sub>out</sub> | Output Frequency                     |                                     | 245     |         | 320     | MHz   |
| <i>t</i> jit(Ø)  | RMS Phase Jitter (Random);<br>NOTE 1 | Integration Range: 1.875MHz - 20MHz |         | 0.39    |         | ps    |
| $t_R/t_F$        | Output Rise/Fall Time                | 20% to 80%                          | 300     |         | 600     | ps    |
| odc              | Output Duty Cycle                    |                                     | 47      |         | 53      | %     |

NOTE 1: Please refer to the Phase Noise Plot.




# PARAMETER MEASUREMENT INFORMATION






### 3.3V OUTPUT LOAD AC TEST CIRCUIT

RMS PHASE JITTER





### **OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**

OUTPUT RISE/FALL TIME

### APPLICATION INFORMATION

#### **CRYSTAL INPUT INTERFACE**

The ICS843023 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 1. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2* The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 2. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### TERMINATION FOR 3.3V LVPECL OUTPUT

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 




FIGURE 3A. LVPECL OUTPUT TERMINATION

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3B. LVPECL OUTPUT TERMINATION

### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843023. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843023 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 75mA = 259.87mW
- Power (outputs)\_\_\_ = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 259.87mW + 30mW = 289.87mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny M}}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.290\text{W} * 90.5^{\circ}\text{C/W} = 96.2^{\circ}\text{C}$ . This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 6. Thermal Resistance $\theta_{_{\mathrm{JA}}}$ for 8-pin TSSOP, Forced Convection

### $\theta_{_{JA}}$ by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.




FIGURE 4. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{\infty}$  - 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} - 0.9V$$

$$(V_{CC MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CC,MAX} - V_{OL,MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{_{OL\_MAX}} - (V_{_{CC\_MAX}} - 2V))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}) = [(2V - (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}))/R_{_{L}}] * (V_{_{CC\_MAX}} - V_{_{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# RELIABILITY INFORMATION

Table 7.  $\theta_{\text{JA}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\theta_{_{JA}}$  by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

#### **TRANSISTOR COUNT**

The transistor count for ICS843023 is: 2360

#### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

| SYMBOL | Millin  | neters  |
|--------|---------|---------|
| STWBOL | Minimum | Maximum |
| N      | 8       | 3       |
| А      |         | 1.20    |
| A1     | 0.05    | 0.15    |
| A2     | 0.80    | 1.05    |
| b      | 0.19    | 0.30    |
| С      | 0.09    | 0.20    |
| D      | 2.90    | 3.10    |
| E      | 6.40 E  | BASIC   |
| E1     | 4.30    | 4.50    |
| е      | 0.65 E  | BASIC   |
| L      | 0.45    | 0.75    |
| α      | 0°      | 8°      |
| aaa    |         | 0.10    |

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

| Part/Order Number | Marking | Package                  | Shipping Packaging | Temperature |
|-------------------|---------|--------------------------|--------------------|-------------|
| 843023AG          | 3023A   | 8 Lead TSSOP             | tube               | 0°C to 70°C |
| 843023AGT         | 3023A   | 8 Lead TSSOP             | 2500 tape & reel   | 0°C to 70°C |
| 843023AGLF        | TBD     | 8 Lead "Lead-Free" TSSOP | tube               | 0°C to 70°C |
| 843023AGLFT       | TBD     | 8 Lead "Lead-Free" TSSOP | 2500 tape & reel   | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

| REVISION HISTORY SHEET |       |      |   |          |  |
|------------------------|-------|------|---|----------|--|
| Rev                    | Table | Page | Description of Change   | Date     |  |
| Α                      |       | 6    | Added LVCMOS to XTAL Interface.   | 12/22/06 |  |
| A                      | T9    | 12   | Ordering Information Table - corrected temperature from -40 to 85°C to 0 to 70°C. | 12/22/06 |  |
| Α                      |       | 1    | Features Section - corrected RMS Phase Jitter integration range.                  | 2/14/08  |  |
|                        |       |      |   |          |  |

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### Corporate Headquarters Japan

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

NIPPON IDT KK Sanbancho Tokyu Bld. 7F, 8-1 Sanbancho +81 3 3221 9822 +81 3 3221 9824 (fax)

#### Asia

Integrated Device Technology IDT Europe, Limited IDT (S) Pte. Ltd. 1 Kallang Sector, #07-01/06 Chiyoda-ku, Tokyo 102-0075 Kolam Ayer Industrial Park Singapore 349276 +65 6 744 3356 +65 6 744 1764 (fax)

#### **Europe**

321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 +44 (0) 1372 378851 (fax)

