

QUADRUPLE D-TYPE REGISTER WITH 3-STATE OUTPUTS

The HEF4076B is a quadruple edge-triggered D-type flip-flop with four data inputs (D_0 to D_3), two active LOW data enable inputs (\bar{ED}_0 and \bar{ED}_1), a common clock input (CP), four 3-state outputs (O_0 to O_3), two active LOW output enable inputs (\bar{EO}_0 and \bar{EO}_1), and an overriding asynchronous master reset input (MR).

Information on D_0 to D_3 is stored in the four flip-flops on the LOW to HIGH transition of CP if both \bar{ED}_0 and \bar{ED}_1 are LOW. A HIGH on either \bar{ED}_0 or \bar{ED}_1 prevents the flip-flops from changing on the LOW to HIGH transition of CP, independent of the information on D_0 to D_3 . When both \bar{EO}_0 and \bar{EO}_1 are LOW, the contents of the four flip-flops are available at O_0 to O_3 . A HIGH on either \bar{EO}_0 or \bar{EO}_1 forces O_0 to O_3 into the high impedance OFF-state. A HIGH on MR resets all four flip-flops, independent of all other input conditions.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4076BP(N): 16-lead DIL; plastic
(SOT38-1)

HEF4076BD(F): 16-lead DIL; ceramic (cerdip)
(SOT74)

HEF4076BT(D): 16-lead SO; plastic
(SOT109-1)

(): Package Designator North America

PINNING

D_0 to D_3 data inputs

\bar{ED}_0 , \bar{ED}_1 data enable inputs (active LOW)

\bar{EO}_0 , \bar{EO}_1 output enable inputs (active LOW)

CP clock input (LOW to HIGH, edge-triggered)

MR master reset input

O_0 to O_3 data outputs

FAMILY DATA

I_{DD} LIMITS category MSI

} see Family Specifications




Fig. 3 Logic diagram.

FUNCTION TABLE

inputs					outputs
MR	CP	$\overline{E\bar{O}}_0$	$\overline{E\bar{O}}_1$	D_n	O_n
H	X	X	X	X	L
L	/	H	X	X	no change
L	/	X	H	X	no change
L	/	L	L	H	H
L	/	L	L	L	L
L	\	X	X	X	no change

 $\overline{E\bar{O}}_0 = \overline{E\bar{O}}_1 = \text{LOW}$

When either $\overline{E\bar{O}}_0$ or $\overline{E\bar{O}}_1$ is HIGH, the outputs are disabled (high impedance OFF-state).
 H = HIGH state (the more positive voltage)
 L = LOW state (the less positive voltage)
 X = state is immaterial
 / = positive-going transition
 \ = negative-going transition

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; T_{amb} = 25^\circ\text{C}; C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$; see also waveforms Fig. 4

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $CP \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}		150 60 45	305 ns 120 ns 85 ns	$123 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $49 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{PLH}		160 65 45	320 ns 130 ns 90 ns	$133 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $54 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $37 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
$MR \rightarrow O_n$ HIGH to LOW	5 10 15	t_{PHL}		95 40 30	190 ns 85 ns 65 ns	$68 \text{ ns} + (0,55 \text{ ns/pF}) C_L$ $29 \text{ ns} + (0,23 \text{ ns/pF}) C_L$ $22 \text{ ns} + (0,16 \text{ ns/pF}) C_L$
Output transition times HIGH to LOW	5 10 15	t_{THL}		60 30 20	120 ns 60 ns 40 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
LOW to HIGH	5 10 15	t_{TLH}		60 30 20	120 ns 60 ns 40 ns	$10 \text{ ns} + (1,0 \text{ ns/pF}) C_L$ $9 \text{ ns} + (0,42 \text{ ns/pF}) C_L$ $6 \text{ ns} + (0,28 \text{ ns/pF}) C_L$
3-state propagation delays						
Output disable times $\overline{E\bar{O}}_n \rightarrow O_n$ HIGH	5 10 15	t_{PHZ}		50 35 30	105 ns 70 ns 65 ns	
LOW	5 10 15	t_{PLZ}		45 30 30	90 ns 65 ns 60 ns	
Output enable times $\overline{E\bar{O}}_n \rightarrow O_n$ HIGH	5 10 15	t_{PZH}		65 30 20	130 ns 55 ns 40 ns	
LOW	5 10 15	t_{PZL}		60 25 20	120 ns 50 ns 35 ns	

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	V_{DD} V	symbol	min.	typ.	max.	typical extrapolation formula
Set-up times $D_n \rightarrow CP$	5 10 15	t_{su}	10 0 0	-15 -10 -5	ns ns ns	
$\overline{ED}_n \rightarrow CP$	5 10 15	t_{su}	0 0 0	-50 -20 -15	ns ns ns	
Hold times $D_n \rightarrow CP$	5 10 15	t_{hold}	55 20 15	30 10 10	ns ns ns	
$\overline{ED}_n \rightarrow CP$	5 10 15	t_{hold}	25 10 5	-25 -10 -5	ns ns ns	
Minimum clock pulse width; LOW	5 10 15	t_{WCPL}	120 45 30	60 20 15	ns ns ns	see also waveforms Fig. 4
Minimum MR pulse width; HIGH	5 10 15	t_{WMRH}	55 30 20	25 15 10	ns ns ns	
Recovery time for MR	5 10 15	t_{RMR}	90 35 20	45 15 10	ns ns ns	
Maximum clock pulse frequency	5 10 15	f_{max}	4 11 16	8 22 32	MHz MHz MHz	

	V_{DD} V	typical formula for P (μW)	where
Dynamic power dissipation per package (P)	5 10 15	$2200 f_i + \sum(f_o C_L) \times V_{DD}^2$ $9300 f_i + \sum(f_o C_L) \times V_{DD}^2$ $24\ 500 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$ $f_o = \text{output freq. (MHz)}$ $C_L = \text{load capacitance (pF)}$ $\sum(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$




Fig. 4 Waveforms showing propagation delays, output disable/enable times, minimum CP and MR pulse widths, set-up and hold times for D_n to CP and ĒD_n to CP, and recovery time for MR. Set-up and hold times are shown as positive values but may be specified as negative values.